Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d064fc90e57f144429ae7684f9a501d7187495db / . / configs / anbernic-rgxx3-rk3566_defconfig
blob: 14c97b4c5bf1f48a5cf304949312efcf0d41bedd [file] [log] [blame]
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
3CONFIG_COUNTER_FREQUENCY=24000000
4CONFIG_ARCH_ROCKCHIP=y
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]5CONFIG_SPL_GPIO=y
Chris Morgan8bff9a62024-09-19 09:00:19 -0500[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3566-anbernic-rg353p"
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]7CONFIG_ROCKCHIP_RK3568=y
Chris Morgan27aad072023-05-15 11:00:31 -0500[diff] [blame]8CONFIG_ROCKCHIP_RK8XX_DISABLE_BOOT_ON_POWERON=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]9CONFIG_SPL_SERIAL=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]10CONFIG_TARGET_ANBERNIC_RGXX3_RK3566=y
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]11CONFIG_SYS_LOAD_ADDR=0xc00800
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]12CONFIG_DEBUG_UART_BASE=0xFE660000
13CONFIG_DEBUG_UART_CLOCK=24000000
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]14CONFIG_DEBUG_UART=y
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]15# CONFIG_EFI_LOADER is not set
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]16CONFIG_FIT=y
17CONFIG_FIT_VERBOSE=y
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]18CONFIG_SPL_FIT_SIGNATURE=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]19CONFIG_SPL_LOAD_FIT=y
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]20CONFIG_LEGACY_IMAGE_FORMAT=y
Chris Morgan27aad072023-05-15 11:00:31 -0500[diff] [blame]21CONFIG_OF_BOARD_SETUP=y
22CONFIG_OF_STDOUT_VIA_ALIAS=y
Chris Morgan8bff9a62024-09-19 09:00:19 -0500[diff] [blame]23CONFIG_DEFAULT_FDT_FILE="rockchip/rk3566-anbernic-rg353p.dtb"
24CONFIG_DISABLE_CONSOLE=y
Chris Morgan27aad072023-05-15 11:00:31 -0500[diff] [blame]25# CONFIG_CONSOLE_MUX is not set
Chris Morgan8bff9a62024-09-19 09:00:19 -0500[diff] [blame]26CONFIG_BOARD_TYPES=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]27# CONFIG_DISPLAY_CPUINFO is not set
28CONFIG_DISPLAY_BOARDINFO_LATE=y
Chris Morgan27aad072023-05-15 11:00:31 -0500[diff] [blame]29CONFIG_BOARD_RNG_SEED=y
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]30CONFIG_SPL_MAX_SIZE=0x40000
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]31CONFIG_SPL_PAD_TO=0x7f8000
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]32CONFIG_SPL_BOARD_INIT=y
33# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]34CONFIG_SPL_POWER=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]35CONFIG_SPL_ATF=y
36CONFIG_CMD_PWM=y
37CONFIG_CMD_GPT=y
38CONFIG_CMD_MMC=y
39# CONFIG_CMD_SETEXPR is not set
Chris Morgan27aad072023-05-15 11:00:31 -0500[diff] [blame]40# CONFIG_CMD_CLS is not set
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]41# CONFIG_SPL_DOS_PARTITION is not set
42CONFIG_SPL_OF_CONTROL=y
43CONFIG_OF_LIVE=y
Chris Morgan8bff9a62024-09-19 09:00:19 -0500[diff] [blame]44CONFIG_OF_LIST="rockchip/rk3566-anbernic-rg353p rockchip/rk3566-anbernic-rg353v rockchip/rk3566-anbernic-rg503 rockchip/rk3566-anbernic-rg-arc-d rockchip/rk3566-anbernic-rg353ps rockchip/rk3566-anbernic-rg353vs rockchip/rk3566-anbernic-rg-arc-s rockchip/rk3566-powkiddy-rgb30 rockchip/rk3566-powkiddy-rk2023 rockchip/rk3566-powkiddy-rgb10max3"
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]45CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]46CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
Jerome Forissiere0f95512024-10-16 12:03:59 +0200[diff] [blame]47CONFIG_NO_NET=y
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]48CONFIG_SPL_DM_SEQ_ALIAS=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]49CONFIG_SPL_REGMAP=y
50CONFIG_SPL_SYSCON=y
Chris Morgan8bff9a62024-09-19 09:00:19 -0500[diff] [blame]51CONFIG_SPL_ADC=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]52CONFIG_SPL_CLK=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]53CONFIG_ROCKCHIP_GPIO=y
54CONFIG_SYS_I2C_ROCKCHIP=y
55CONFIG_MISC=y
56CONFIG_SUPPORT_EMMC_RPMB=y
57CONFIG_MMC_DW=y
58CONFIG_MMC_DW_ROCKCHIP=y
59CONFIG_MMC_SDHCI=y
60CONFIG_MMC_SDHCI_SDMA=y
61CONFIG_MMC_SDHCI_ROCKCHIP=y
Chris Morgan27aad072023-05-15 11:00:31 -0500[diff] [blame]62CONFIG_PHY_ROCKCHIP_INNO_DSIDPHY=y
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]63CONFIG_SPL_PINCTRL=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]64CONFIG_DM_PMIC=y
65CONFIG_DM_PMIC_FAN53555=y
66CONFIG_PMIC_RK8XX=y
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]67CONFIG_SPL_DM_REGULATOR=y
68CONFIG_SPL_DM_REGULATOR_FIXED=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]69CONFIG_REGULATOR_RK8XX=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]70CONFIG_PWM_ROCKCHIP=y
71CONFIG_SPL_RAM=y
Chris Morgan27aad072023-05-15 11:00:31 -0500[diff] [blame]72# CONFIG_RAM_ROCKCHIP_DEBUG is not set
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]73CONFIG_BAUDRATE=1500000
Chris Morgan8bff9a62024-09-19 09:00:19 -0500[diff] [blame]74# CONFIG_REQUIRE_SERIAL_CONSOLE is not set
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]75CONFIG_DEBUG_UART_SHIFT=2
76CONFIG_SYS_NS16550_MEM32=y
77CONFIG_SYSRESET=y
Chris Morgan27aad072023-05-15 11:00:31 -0500[diff] [blame]78CONFIG_VIDEO=y
79CONFIG_VIDEO_ROCKCHIP=y
80CONFIG_DISPLAY_ROCKCHIP_DW_MIPI=y
81CONFIG_VIDEO_BRIDGE=y
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]82CONFIG_REGEX=y
Chris Morgan391c1102024-02-05 12:58:54 -0600[diff] [blame]83# CONFIG_RSA is not set
Chris Morgan8c4e3042023-04-21 10:59:19 -0500[diff] [blame]84CONFIG_ERRNO_STR=y