Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d02ea501953103cf4ca969b923d01aa73d4ceb7d / . / configs / clearfog_defconfig
blob: 6f6597c5331f4aadf827b40a8f2864722585fda9 [file] [log] [blame]
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Tom Rinicbdc07d2018-11-16 13:32:59 -0500[diff] [blame]3CONFIG_SYS_THUMB_BUILD=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]4CONFIG_ARCH_MVEBU=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x00800000
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]6CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=2
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]9CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
10CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xff0000
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]11CONFIG_TARGET_CLEARFOG=y
Baruch Siachea3d9de2018-06-18 21:56:25 +0300[diff] [blame]12CONFIG_MVEBU_SPL_BOOT_DEVICE_MMC=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="armada-388-clearfog"
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]14CONFIG_SPL_SERIAL=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]15CONFIG_SPL_STACK=0x4002c000
Tom Rini27280b62024-11-12 13:45:12 -0600[diff] [blame]16CONFIG_SPL_TEXT_BASE=0x40000030
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame]17CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
18CONFIG_SPL_BSS_START_ADDR=0x40023000
19CONFIG_SPL_BSS_MAX_SIZE=0x4000
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]20CONFIG_SYS_LOAD_ADDR=0x800000
21CONFIG_SF_DEFAULT_BUS=1
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]22CONFIG_SPL=y
Pali Rohár40954732022-05-09 20:17:07 +0200[diff] [blame]23CONFIG_DEBUG_UART_BASE=0xf1012000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]24CONFIG_DEBUG_UART_CLOCK=250000000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]25CONFIG_PCI=y
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]26CONFIG_DEBUG_UART=y
Stefan Roese5caf1082019-05-03 08:42:17 +0200[diff] [blame]27CONFIG_AHCI=y
Patrick Wildt7e5b0192017-05-10 15:12:34 +0200[diff] [blame]28CONFIG_DISTRO_DEFAULTS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]29CONFIG_BOOTDELAY=3
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]30CONFIG_USE_PREBOOT=y
Simon Glassbd5618d2016-10-17 20:13:00 -0600[diff] [blame]31CONFIG_SYS_CONSOLE_INFO_QUIET=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]32# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]33CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]34CONFIG_SPL_MAX_SIZE=0x22fd0
Tom Rinie7d67a42022-05-20 12:36:05 -0400[diff] [blame]35CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]36# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]37CONFIG_SPL_I2C=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]38CONFIG_SYS_MAXARGS=32
Baruch Siachb5283272020-01-20 14:20:10 +0200[diff] [blame]39CONFIG_CMD_TLV_EEPROM=y
40CONFIG_SPL_CMD_TLV_EEPROM=y
Jon Nettleton959b07e2018-05-28 19:10:30 +0300[diff] [blame]41CONFIG_CMD_GPIO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]42CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]43CONFIG_CMD_MMC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]44CONFIG_CMD_PCI=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]45CONFIG_CMD_SPI=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]46CONFIG_CMD_USB=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]47CONFIG_CMD_TFTPPUT=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]48CONFIG_CMD_CACHE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]49CONFIG_CMD_TIME=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]50CONFIG_ENV_OVERWRITE=y
Tom Rini0459c6b2022-06-12 20:01:58 -0400[diff] [blame]51CONFIG_ENV_MIN_ENTRIES=128
Tom Rinia8a77502022-03-11 09:12:01 -0500[diff] [blame]52CONFIG_ARP_TIMEOUT=200
Tom Rini26011a32022-03-11 09:12:02 -0500[diff] [blame]53CONFIG_NET_RETRY_COUNT=50
Baruch Siachb183c352018-02-19 08:17:22 +0200[diff] [blame]54CONFIG_NET_RANDOM_ETHADDR=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]55CONFIG_SPL_OF_TRANSLATE=y
Patrick Rudolph33169ec2024-10-23 15:20:00 +0200[diff] [blame]56CONFIG_AHCI_GENERIC=y
Jon Nettleton959b07e2018-05-28 19:10:30 +0300[diff] [blame]57CONFIG_DM_PCA953X=y
58CONFIG_DM_I2C=y
59CONFIG_SYS_I2C_MVTWSI=y
Baruch Siachb5283272020-01-20 14:20:10 +0200[diff] [blame]60CONFIG_I2C_EEPROM=y
61CONFIG_SPL_I2C_EEPROM=y
Masahiro Yamada7db8c172016-12-07 22:10:28 +0900[diff] [blame]62CONFIG_MMC_SDHCI=y
Masahiro Yamada124f6ce2016-12-07 22:10:29 +0900[diff] [blame]63CONFIG_MMC_SDHCI_SDMA=y
64CONFIG_MMC_SDHCI_MV=y
Tom Rinib9baf7f2017-12-18 20:19:09 -0500[diff] [blame]65CONFIG_SPI_FLASH_WINBOND=y
66CONFIG_SPI_FLASH_MTD=y
Marek Vasute4d70fd2024-05-31 18:47:17 +0200[diff] [blame]67CONFIG_PHY_ANEG_TIMEOUT=8000
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]68CONFIG_PHY_MARVELL=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]69CONFIG_PHY_GIGE=y
Chris Packham919041c2017-08-21 20:17:03 +1200[diff] [blame]70CONFIG_MVNETA=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]71CONFIG_MII=y
Marek Behún99e296f2022-04-27 12:41:46 +0200[diff] [blame]72CONFIG_MVMDIO=y
Stefan Roese3179ec62019-01-25 11:52:43 +0100[diff] [blame]73CONFIG_PCI_MVEBU=y
Pali Rohár40954732022-05-09 20:17:07 +0200[diff] [blame]74CONFIG_SPL_DEBUG_UART_BASE=0xd0012000
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]75CONFIG_DEBUG_UART_SHIFT=2
76CONFIG_SYS_NS16550=y
Tuomas Tynkkynen13b5cb82018-02-07 02:42:22 +0200[diff] [blame]77CONFIG_KIRKWOOD_SPI=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]78CONFIG_USB=y
Jon Nettleton31c0d3b2017-11-06 10:33:21 +0200[diff] [blame]79CONFIG_USB_XHCI_HCD=y