Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / cdbb5c257efe0012abc7b613542e7e741f5296cb / . / configs / rockpro64-rk3399_defconfig
blob: 0ca2cecade258f7d4cff61e2d653c24df33c9c0e [file] [log] [blame]
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x00200000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]7CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
8CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
Marcin Juszkiewicz8e1cc412020-06-03 17:15:12 +0200[diff] [blame]9CONFIG_ENV_SIZE=0x8000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]10CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="rk3399-rockpro64"
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]12CONFIG_DM_RESET=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_ROCKCHIP_RK3399=y
Tom Rini28862bf2019-11-21 08:30:45 -0500[diff] [blame]14CONFIG_TARGET_ROCKPRO64_RK3399=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]15CONFIG_SPL_STACK=0x400000
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]16CONFIG_DEBUG_UART_BASE=0xFF1A0000
17CONFIG_DEBUG_UART_CLOCK=24000000
Marcin Juszkiewicz8b5fe242020-06-03 17:15:13 +0200[diff] [blame]18CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]19CONFIG_SPL_SPI=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]20CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]21CONFIG_PCI=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]22CONFIG_DEBUG_UART=y
Jonas Karlmancdbb5c22023-05-06 17:41:12 +0000[diff] [blame^]23CONFIG_SPL_FIT_SIGNATURE=y
Simon Glass91eaa7c2023-01-07 14:57:30 -0700[diff] [blame]24CONFIG_BOOTSTAGE=y
Simon Glass91eaa7c2023-01-07 14:57:30 -0700[diff] [blame]25CONFIG_BOOTSTAGE_REPORT=y
Marcin Juszkiewicz5a932fb2020-06-03 17:44:20 +0200[diff] [blame]26CONFIG_USE_PREBOOT=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]27CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-rockpro64.dtb"
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]28CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]29CONFIG_MISC_INIT_R=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]30CONFIG_SPL_MAX_SIZE=0x2e000
31CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]32CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
33CONFIG_SPL_BSS_START_ADDR=0x400000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]34CONFIG_SPL_BSS_MAX_SIZE=0x2000
Kever Yang20673542019-08-20 11:47:02 +0800[diff] [blame]35# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]36# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]37CONFIG_SPL_STACK_R=y
38CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000
Marcin Juszkiewicz8b5fe242020-06-03 17:15:13 +0200[diff] [blame]39CONFIG_SPL_SPI_LOAD=y
Tom Rinic1ca5732019-06-21 10:11:23 -0400[diff] [blame]40CONFIG_TPL=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]41CONFIG_CMD_BOOTZ=y
42CONFIG_CMD_GPT=y
43CONFIG_CMD_MMC=y
Mark Kettenis6870b642020-05-25 11:00:57 +0200[diff] [blame]44CONFIG_CMD_PCI=y
Tom Rini4e852a72020-06-11 13:55:57 -0400[diff] [blame]45CONFIG_CMD_USB=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]46# CONFIG_CMD_SETEXPR is not set
47CONFIG_CMD_TIME=y
Simon Glass91eaa7c2023-01-07 14:57:30 -0700[diff] [blame]48CONFIG_CMD_BOOTSTAGE=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]49CONFIG_SPL_OF_CONTROL=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]50CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Marcin Juszkiewicz8e1cc412020-06-03 17:15:12 +0200[diff] [blame]51CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]52CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Hugh Cole-Baker99324a12020-11-08 14:00:23 +0000[diff] [blame]53CONFIG_SPL_DM_SEQ_ALIAS=y
Tom Riniffadd402022-04-20 14:48:59 -0400[diff] [blame]54CONFIG_SATA=y
55CONFIG_SCSI_AHCI=y
56CONFIG_AHCI_PCI=y
57CONFIG_SATA_SIL=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]58CONFIG_ROCKCHIP_GPIO=y
59CONFIG_SYS_I2C_ROCKCHIP=y
Peter Robinsonb48f5392022-06-12 14:52:25 +0100[diff] [blame]60CONFIG_LED=y
61CONFIG_LED_GPIO=y
Hugh Cole-Baker016935e2019-09-09 21:48:17 +0100[diff] [blame]62CONFIG_MISC=y
63CONFIG_ROCKCHIP_EFUSE=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]64CONFIG_MMC_DW=y
65CONFIG_MMC_DW_ROCKCHIP=y
66CONFIG_MMC_SDHCI=y
Jonas Karlmancdbb5c22023-05-06 17:41:12 +0000[diff] [blame^]67CONFIG_MMC_SDHCI_SDMA=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]68CONFIG_MMC_SDHCI_ROCKCHIP=y
Hugh Cole-Baker99324a12020-11-08 14:00:23 +0000[diff] [blame]69CONFIG_SF_DEFAULT_BUS=1
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]70CONFIG_SPI_FLASH_GIGADEVICE=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]71CONFIG_ETH_DESIGNWARE=y
72CONFIG_GMAC_ROCKCHIP=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]73CONFIG_NVME_PCI=y
Jagan Teki4c9ea092020-07-20 14:53:09 +0530[diff] [blame]74CONFIG_PHY_ROCKCHIP_INNO_USB2=y
75CONFIG_PHY_ROCKCHIP_TYPEC=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]76CONFIG_PMIC_RK8XX=y
77CONFIG_REGULATOR_PWM=y
78CONFIG_REGULATOR_RK8XX=y
79CONFIG_PWM_ROCKCHIP=y
Jagan Teki2da26d72022-12-14 23:20:48 +0530[diff] [blame]80CONFIG_RAM_ROCKCHIP_LPDDR4=y
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]81CONFIG_DM_RNG=y
82CONFIG_RNG_ROCKCHIP=y
Tom Riniffadd402022-04-20 14:48:59 -0400[diff] [blame]83CONFIG_SCSI=y
84CONFIG_DM_SCSI=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]85CONFIG_BAUDRATE=1500000
86CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]87CONFIG_SYS_NS16550_MEM32=y
Jagan Tekic0224a42019-12-21 13:24:39 +0530[diff] [blame]88CONFIG_ROCKCHIP_SPI=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]89CONFIG_SYSRESET=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]90CONFIG_USB=y
91CONFIG_USB_XHCI_HCD=y
92CONFIG_USB_XHCI_DWC3=y
93CONFIG_USB_EHCI_HCD=y
94CONFIG_USB_EHCI_GENERIC=y
Marcin Juszkiewicz3e240ab2020-05-25 16:44:49 +0200[diff] [blame]95CONFIG_USB_OHCI_HCD=y
96CONFIG_USB_OHCI_GENERIC=y
Jagan Teki4c9ea092020-07-20 14:53:09 +0530[diff] [blame]97CONFIG_USB_DWC3=y
98CONFIG_USB_DWC3_GENERIC=y
Tom Rini63683ef2020-05-26 08:32:25 -0400[diff] [blame]99CONFIG_USB_KEYBOARD=y
Jagan Teki2a2d35f2019-05-17 15:59:40 +0530[diff] [blame]100CONFIG_USB_HOST_ETHER=y
101CONFIG_USB_ETHER_ASIX=y
102CONFIG_USB_ETHER_ASIX88179=y
103CONFIG_USB_ETHER_MCS7830=y
104CONFIG_USB_ETHER_RTL8152=y
105CONFIG_USB_ETHER_SMSC95XX=y
Simon Glass52cb5042022-10-18 07:46:31 -0600[diff] [blame]106CONFIG_VIDEO=y
Andrius Štikonas2ba556a2020-04-24 22:03:29 +0100[diff] [blame]107CONFIG_DISPLAY=y
108CONFIG_VIDEO_ROCKCHIP=y
109CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Tom Rini63683ef2020-05-26 08:32:25 -0400[diff] [blame]110CONFIG_SPL_TINY_MEMSET=y
111CONFIG_ERRNO_STR=y