Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / bc20b5e9e6dd43239bbae3d2c7e2a4bc69b96b24 / . / configs / devkit3250_defconfig
blob: bc07eab10c9e29a5ef3d3e3a69a0c621d00eacc9 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Trevor Woernerba64b8b2019-05-03 09:40:59 -0400[diff] [blame]2CONFIG_SYS_ICACHE_OFF=y
3CONFIG_SYS_DCACHE_OFF=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]4CONFIG_ARCH_CPU_INIT=y
Vladimir Zapolskiy31d0e962018-09-17 21:43:03 +0300[diff] [blame]5CONFIG_ARCH_LPC32XX=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]6CONFIG_SYS_TEXT_BASE=0x83F00000
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]7CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]8CONFIG_SPL_LIBGENERIC_SUPPORT=y
Simon Glasse076d6f2016-09-12 23:18:56 -0600[diff] [blame]9CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rinif2260382018-08-16 08:16:24 -0400[diff] [blame]10CONFIG_NR_DRAM_BANKS=2
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]11CONFIG_SPL=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]12CONFIG_SPL_TEXT_BASE=0x00000000
Tom Rinib937b2e2016-06-13 09:45:14 -0400[diff] [blame]13CONFIG_BOOTDELAY=1
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]14CONFIG_USE_BOOTARGS=y
15CONFIG_BOOTARGS="console=ttyS0,115200n8"
Heiko Schocher20ea7ab2016-09-09 08:12:49 +0200[diff] [blame]16CONFIG_VERSION_VARIABLE=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]17# CONFIG_DISPLAY_BOARDINFO is not set
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]18CONFIG_BOARD_EARLY_INIT_F=y
Ley Foon Tan48fcc4a2017-05-03 17:13:32 +0800[diff] [blame]19CONFIG_SPL_BOARD_INIT=y
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]20CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]21CONFIG_SPL_NAND_SUPPORT=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]22CONFIG_CMD_IMLS=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]23CONFIG_CMD_GPIO=y
24CONFIG_CMD_I2C=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]25CONFIG_CMD_NAND=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]26CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]27# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]28CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]29CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]30CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]31CONFIG_CMD_CACHE=y
32CONFIG_CMD_FAT=y
Simon Glassc4abb4b2017-05-17 03:25:37 -0600[diff] [blame]33CONFIG_CMD_JFFS2=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]34CONFIG_ENV_IS_IN_NAND=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]35# CONFIG_MMC is not set
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]36CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]37CONFIG_FLASH_CFI_DRIVER=y
38CONFIG_SYS_FLASH_PROTECTION=y
39CONFIG_SYS_FLASH_CFI=y
Adam Ford5b7c9f02017-10-16 14:08:26 -0500[diff] [blame]40CONFIG_NAND=y
Stefan Roese23b37f92019-08-22 12:28:04 +0200[diff] [blame]41CONFIG_SYS_NAND_USE_FLASH_BBT=y
Adam Ford3aee1812018-07-08 06:18:48 -0500[diff] [blame]42CONFIG_NAND_LPC32XX_SLC=y
Adam Ford5b7c9f02017-10-16 14:08:26 -0500[diff] [blame]43CONFIG_SPL_NAND_SIMPLE=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]44CONFIG_PHYLIB=y
Joe Hershberger46b7bd12018-03-30 11:52:16 -0500[diff] [blame]45CONFIG_PHY_ADDR_ENABLE=y
Stefan Mavrodieve3ee5f52018-02-02 15:53:38 +0200[diff] [blame]46CONFIG_PHY_ADDR=31
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]47CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]48CONFIG_SPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]49CONFIG_USB=y
50CONFIG_USB_STORAGE=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]51CONFIG_OF_LIBFDT=y