blob: b0764977d614bd2a31b0a54c1af2685c36923a60 [file] [log] [blame]
Chin Liang Seecb350602014-03-04 22:13:53 -06001/*
Ley Foon Tanec6f8822017-04-26 02:44:33 +08002 * Copyright (C) 2013-2017 Altera Corporation <www.altera.com>
Chin Liang Seecb350602014-03-04 22:13:53 -06003 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
Ley Foon Tanec6f8822017-04-26 02:44:33 +08007#ifndef _CLOCK_MANAGER_H_
8#define _CLOCK_MANAGER_H_
Chin Liang Seecb350602014-03-04 22:13:53 -06009
Pavel Machek7c8d5a62014-09-08 14:08:45 +020010#ifndef __ASSEMBLER__
Ley Foon Tanec6f8822017-04-26 02:44:33 +080011void cm_wait_for_lock(u32 mask);
12int cm_wait_for_fsm(void);
13void cm_print_clock_quick_summary(void);
Pavel Machek7c8d5a62014-09-08 14:08:45 +020014#endif
15
Ley Foon Tanec6f8822017-04-26 02:44:33 +080016#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
17#include <asm/arch/clock_manager_gen5.h>
18#endif
Chin Liang Seecb350602014-03-04 22:13:53 -060019#endif /* _CLOCK_MANAGER_H_ */