blob: c918049386efab781d2fa342937241f0b30ae045 [file] [log] [blame]
Simon Glass4c0dc6d2013-03-05 14:39:35 +00001/*
2 * Copyright (c) 2011 The Chromium OS Authors.
3 *
4 * (C) Copyright 2000 - 2002
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Simon Glass4c0dc6d2013-03-05 14:39:35 +00008 ********************************************************************
9 * NOTE: This header file defines an interface to U-Boot. Including
10 * this (unmodified) header file in another file is considered normal
11 * use of U-Boot, and does *not* fall under the heading of "derived
12 * work".
13 ********************************************************************
14 */
15
16#ifndef __ASM_GENERIC_U_BOOT_H__
17#define __ASM_GENERIC_U_BOOT_H__
18
19/*
20 * Board information passed to Linux kernel from U-Boot
21 *
22 * include/asm-ppc/u-boot.h
23 */
24
25#ifndef __ASSEMBLY__
26
27typedef struct bd_info {
28 unsigned long bi_memstart; /* start of DRAM memory */
29 phys_size_t bi_memsize; /* size of DRAM memory in bytes */
30 unsigned long bi_flashstart; /* start of FLASH memory */
31 unsigned long bi_flashsize; /* size of FLASH memory */
32 unsigned long bi_flashoffset; /* reserved area for startup monitor */
33 unsigned long bi_sramstart; /* start of SRAM memory */
34 unsigned long bi_sramsize; /* size of SRAM memory */
Andreas Bießmannc1d09172015-02-06 23:06:48 +010035#ifdef CONFIG_AVR32
36 unsigned char bi_phy_id[4]; /* PHY address for ATAG_ETHERNET */
37 unsigned long bi_board_number;/* ATAG_BOARDINFO */
38#endif
Simon Glass4c0dc6d2013-03-05 14:39:35 +000039#ifdef CONFIG_ARM
40 unsigned long bi_arm_freq; /* arm frequency */
41 unsigned long bi_dsp_freq; /* dsp core frequency */
42 unsigned long bi_ddr_freq; /* ddr frequency */
43#endif
Masahiro Yamada5a2bf982014-03-05 17:40:10 +090044#if defined(CONFIG_5xx) || defined(CONFIG_8xx) || defined(CONFIG_MPC8260) \
Simon Glass4c0dc6d2013-03-05 14:39:35 +000045 || defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
46 unsigned long bi_immr_base; /* base of IMMR register */
47#endif
angelo@sysam.itf245ae92015-02-12 01:40:17 +010048#if defined(CONFIG_MPC5xxx) || defined(CONFIG_M68K)
Simon Glass4c0dc6d2013-03-05 14:39:35 +000049 unsigned long bi_mbar_base; /* base of internal registers */
50#endif
51#if defined(CONFIG_MPC83xx)
52 unsigned long bi_immrbar;
53#endif
Simon Glass4c0dc6d2013-03-05 14:39:35 +000054 unsigned long bi_bootflags; /* boot / reboot flag (Unused) */
55 unsigned long bi_ip_addr; /* IP Address */
56 unsigned char bi_enetaddr[6]; /* OLD: see README.enetaddr */
57 unsigned short bi_ethspeed; /* Ethernet speed in Mbps */
58 unsigned long bi_intfreq; /* Internal Freq, in MHz */
59 unsigned long bi_busfreq; /* Bus Freq, in MHz */
60#if defined(CONFIG_CPM2)
61 unsigned long bi_cpmfreq; /* CPM_CLK Freq, in MHz */
62 unsigned long bi_brgfreq; /* BRG_CLK Freq, in MHz */
63 unsigned long bi_sccfreq; /* SCC_CLK Freq, in MHz */
64 unsigned long bi_vco; /* VCO Out from PLL, in MHz */
65#endif
66#if defined(CONFIG_MPC512X)
67 unsigned long bi_ipsfreq; /* IPS Bus Freq, in MHz */
68#endif /* CONFIG_MPC512X */
Alison Wang8f6d8f32015-02-12 18:33:15 +080069#if defined(CONFIG_MPC5xxx) || defined(CONFIG_M68K)
Simon Glass4c0dc6d2013-03-05 14:39:35 +000070 unsigned long bi_ipbfreq; /* IPB Bus Freq, in MHz */
71 unsigned long bi_pcifreq; /* PCI Bus Freq, in MHz */
72#endif
Alison Wang8f6d8f32015-02-12 18:33:15 +080073#if defined(CONFIG_EXTRA_CLOCK)
74 unsigned long bi_inpfreq; /* input Freq in MHz */
75 unsigned long bi_vcofreq; /* vco Freq in MHz */
76 unsigned long bi_flbfreq; /* Flexbus Freq in MHz */
77#endif
Simon Glass4c0dc6d2013-03-05 14:39:35 +000078#if defined(CONFIG_405) || \
79 defined(CONFIG_405GP) || \
Simon Glass4c0dc6d2013-03-05 14:39:35 +000080 defined(CONFIG_405EP) || \
81 defined(CONFIG_405EZ) || \
82 defined(CONFIG_405EX) || \
83 defined(CONFIG_440)
84 unsigned char bi_s_version[4]; /* Version of this structure */
85 unsigned char bi_r_version[32]; /* Version of the ROM (AMCC) */
86 unsigned int bi_procfreq; /* CPU (Internal) Freq, in Hz */
87 unsigned int bi_plb_busfreq; /* PLB Bus speed, in Hz */
88 unsigned int bi_pci_busfreq; /* PCI Bus speed, in Hz */
89 unsigned char bi_pci_enetaddr[6]; /* PCI Ethernet MAC address */
90#endif
Simon Glass4c0dc6d2013-03-05 14:39:35 +000091
92#ifdef CONFIG_HAS_ETH1
93 unsigned char bi_enet1addr[6]; /* OLD: see README.enetaddr */
94#endif
95#ifdef CONFIG_HAS_ETH2
96 unsigned char bi_enet2addr[6]; /* OLD: see README.enetaddr */
97#endif
98#ifdef CONFIG_HAS_ETH3
99 unsigned char bi_enet3addr[6]; /* OLD: see README.enetaddr */
100#endif
101#ifdef CONFIG_HAS_ETH4
102 unsigned char bi_enet4addr[6]; /* OLD: see README.enetaddr */
103#endif
104#ifdef CONFIG_HAS_ETH5
105 unsigned char bi_enet5addr[6]; /* OLD: see README.enetaddr */
106#endif
107
108#if defined(CONFIG_405GP) || defined(CONFIG_405EP) || \
109 defined(CONFIG_405EZ) || defined(CONFIG_440GX) || \
110 defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
111 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
112 defined(CONFIG_460EX) || defined(CONFIG_460GT)
113 unsigned int bi_opbfreq; /* OPB clock in Hz */
114 int bi_iic_fast[2]; /* Use fast i2c mode */
115#endif
Simon Glass4c0dc6d2013-03-05 14:39:35 +0000116#if defined(CONFIG_4xx)
117#if defined(CONFIG_440GX) || \
118 defined(CONFIG_460EX) || defined(CONFIG_460GT)
119 int bi_phynum[4]; /* Determines phy mapping */
120 int bi_phymode[4]; /* Determines phy mode */
121#elif defined(CONFIG_405EP) || defined(CONFIG_405EX) || defined(CONFIG_440)
122 int bi_phynum[2]; /* Determines phy mapping */
123 int bi_phymode[2]; /* Determines phy mode */
124#else
125 int bi_phynum[1]; /* Determines phy mapping */
126 int bi_phymode[1]; /* Determines phy mode */
127#endif
128#endif /* defined(CONFIG_4xx) */
129 ulong bi_arch_number; /* unique id for this board */
130 ulong bi_boot_params; /* where this board expects params */
131#ifdef CONFIG_NR_DRAM_BANKS
132 struct { /* RAM configuration */
133 ulong start;
134 ulong size;
135 } bi_dram[CONFIG_NR_DRAM_BANKS];
136#endif /* CONFIG_NR_DRAM_BANKS */
137} bd_t;
138
139#endif /* __ASSEMBLY__ */
140
141#endif /* __ASM_GENERIC_U_BOOT_H__ */