blob: 19f57ead4ebd179b6951d27cdfcf6493ad7d2aa0 [file] [log] [blame]
Nishanth Menone17596d2023-07-27 04:03:31 -05001// SPDX-License-Identifier: GPL-2.0
2/*
3 * Common dtsi for AM62x SK and derivatives
4 *
5 * Copyright (C) 2021-2023 Texas Instruments Incorporated - https://www.ti.com/
6 */
7
8#include <dt-bindings/leds/common.h>
9#include <dt-bindings/gpio/gpio.h>
10#include <dt-bindings/net/ti-dp83867.h>
11#include "k3-am625.dtsi"
12
13/ {
14 aliases {
15 serial2 = &main_uart0;
16 mmc0 = &sdhci0;
17 mmc1 = &sdhci1;
18 mmc2 = &sdhci2;
19 spi0 = &ospi0;
20 ethernet0 = &cpsw_port1;
21 ethernet1 = &cpsw_port2;
22 usb0 = &usb0;
23 usb1 = &usb1;
24 };
25
26 chosen {
27 stdout-path = "serial2:115200n8";
28 };
29
30 memory@80000000 {
Nishanth Menonc72e8e72023-11-14 21:28:54 -060031 bootph-pre-ram;
Nishanth Menone17596d2023-07-27 04:03:31 -050032 device_type = "memory";
33 /* 2G RAM */
34 reg = <0x00000000 0x80000000 0x00000000 0x80000000>;
35 };
36
37 reserved-memory {
38 #address-cells = <2>;
39 #size-cells = <2>;
40 ranges;
41
42 ramoops@9ca00000 {
43 compatible = "ramoops";
44 reg = <0x00 0x9ca00000 0x00 0x00100000>;
45 record-size = <0x8000>;
46 console-size = <0x8000>;
47 ftrace-size = <0x00>;
48 pmsg-size = <0x8000>;
49 };
50
51 secure_tfa_ddr: tfa@9e780000 {
52 reg = <0x00 0x9e780000 0x00 0x80000>;
53 alignment = <0x1000>;
54 no-map;
55 };
56
57 secure_ddr: optee@9e800000 {
58 reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */
59 alignment = <0x1000>;
60 no-map;
61 };
62
63 wkup_r5fss0_core0_dma_memory_region: r5f-dma-memory@9db00000 {
64 compatible = "shared-dma-pool";
65 reg = <0x00 0x9db00000 0x00 0xc00000>;
66 no-map;
67 };
68 };
69
70 leds {
71 compatible = "gpio-leds";
72 pinctrl-names = "default";
73 pinctrl-0 = <&usr_led_pins_default>;
74
75 led-0 {
76 label = "am62-sk:green:heartbeat";
77 gpios = <&main_gpio1 49 GPIO_ACTIVE_HIGH>;
78 linux,default-trigger = "heartbeat";
79 function = LED_FUNCTION_HEARTBEAT;
80 default-state = "off";
81 };
82 };
83
84 tlv320_mclk: clk-0 {
85 #clock-cells = <0>;
86 compatible = "fixed-clock";
87 clock-frequency = <12288000>;
88 };
89
90 codec_audio: sound {
91 compatible = "simple-audio-card";
92 simple-audio-card,name = "AM62x-SKEVM";
93 simple-audio-card,widgets =
94 "Headphone", "Headphone Jack",
95 "Line", "Line In",
96 "Microphone", "Microphone Jack";
97 simple-audio-card,routing =
98 "Headphone Jack", "HPLOUT",
99 "Headphone Jack", "HPROUT",
100 "LINE1L", "Line In",
101 "LINE1R", "Line In",
102 "MIC3R", "Microphone Jack",
103 "Microphone Jack", "Mic Bias";
104 simple-audio-card,format = "dsp_b";
105 simple-audio-card,bitclock-master = <&sound_master>;
106 simple-audio-card,frame-master = <&sound_master>;
107 simple-audio-card,bitclock-inversion;
108
109 simple-audio-card,cpu {
110 sound-dai = <&mcasp1>;
111 };
112
113 sound_master: simple-audio-card,codec {
114 sound-dai = <&tlv320aic3106>;
115 clocks = <&tlv320_mclk>;
116 };
117 };
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600118
119 hdmi0: connector-hdmi {
120 compatible = "hdmi-connector";
121 label = "hdmi";
122 type = "a";
123 port {
124 hdmi_connector_in: endpoint {
125 remote-endpoint = <&sii9022_out>;
126 };
127 };
128 };
Nishanth Menone17596d2023-07-27 04:03:31 -0500129};
130
131&main_pmx0 {
132 /* First pad number is ALW package and second is AMC package */
133 main_uart0_pins_default: main-uart0-default-pins {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600134 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500135 pinctrl-single,pins = <
136 AM62X_IOPAD(0x1c8, PIN_INPUT, 0) /* (D14/A13) UART0_RXD */
137 AM62X_IOPAD(0x1cc, PIN_OUTPUT, 0) /* (E14/E11) UART0_TXD */
138 >;
139 };
140
141 main_uart1_pins_default: main-uart1-default-pins {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600142 bootph-pre-ram;
Nishanth Menone17596d2023-07-27 04:03:31 -0500143 pinctrl-single,pins = <
144 AM62X_IOPAD(0x194, PIN_INPUT, 2) /* (B19/B18) MCASP0_AXR3.UART1_CTSn */
145 AM62X_IOPAD(0x198, PIN_OUTPUT, 2) /* (A19/B17) MCASP0_AXR2.UART1_RTSn */
146 AM62X_IOPAD(0x1ac, PIN_INPUT, 2) /* (E19/D15) MCASP0_AFSR.UART1_RXD */
147 AM62X_IOPAD(0x1b0, PIN_OUTPUT, 2) /* (A20/D16) MCASP0_ACLKR.UART1_TXD */
148 >;
149 };
150
151 main_i2c0_pins_default: main-i2c0-default-pins {
152 pinctrl-single,pins = <
153 AM62X_IOPAD(0x1e0, PIN_INPUT_PULLUP, 0) /* (B16/E12) I2C0_SCL */
154 AM62X_IOPAD(0x1e4, PIN_INPUT_PULLUP, 0) /* (A16/D14) I2C0_SDA */
155 >;
156 };
157
158 main_i2c1_pins_default: main-i2c1-default-pins {
159 pinctrl-single,pins = <
160 AM62X_IOPAD(0x1e8, PIN_INPUT_PULLUP, 0) /* (B17/A17) I2C1_SCL */
161 AM62X_IOPAD(0x1ec, PIN_INPUT_PULLUP, 0) /* (A17/A16) I2C1_SDA */
162 >;
163 };
164
165 main_i2c2_pins_default: main-i2c2-default-pins {
166 pinctrl-single,pins = <
167 AM62X_IOPAD(0x0b0, PIN_INPUT_PULLUP, 1) /* (K22/H18) GPMC0_CSn2.I2C2_SCL */
168 AM62X_IOPAD(0x0b4, PIN_INPUT_PULLUP, 1) /* (K24/H19) GPMC0_CSn3.I2C2_SDA */
169 >;
170 };
171
172 main_mmc0_pins_default: main-mmc0-default-pins {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600173 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500174 pinctrl-single,pins = <
175 AM62X_IOPAD(0x220, PIN_INPUT, 0) /* (Y3/V3) MMC0_CMD */
176 AM62X_IOPAD(0x218, PIN_INPUT, 0) /* (AB1/Y1) MMC0_CLK */
177 AM62X_IOPAD(0x214, PIN_INPUT, 0) /* (AA2/V2) MMC0_DAT0 */
178 AM62X_IOPAD(0x210, PIN_INPUT, 0) /* (AA1/V1) MMC0_DAT1 */
179 AM62X_IOPAD(0x20c, PIN_INPUT, 0) /* (AA3/W2) MMC0_DAT2 */
180 AM62X_IOPAD(0x208, PIN_INPUT, 0) /* (Y4/W1) MMC0_DAT3 */
181 AM62X_IOPAD(0x204, PIN_INPUT, 0) /* (AB2/Y2) MMC0_DAT4 */
182 AM62X_IOPAD(0x200, PIN_INPUT, 0) /* (AC1/W3) MMC0_DAT5 */
183 AM62X_IOPAD(0x1fc, PIN_INPUT, 0) /* (AD2/W4) MMC0_DAT6 */
184 AM62X_IOPAD(0x1f8, PIN_INPUT, 0) /* (AC2/V4) MMC0_DAT7 */
185 >;
186 };
187
188 main_mmc1_pins_default: main-mmc1-default-pins {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600189 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500190 pinctrl-single,pins = <
191 AM62X_IOPAD(0x23c, PIN_INPUT, 0) /* (A21/C18) MMC1_CMD */
192 AM62X_IOPAD(0x234, PIN_INPUT, 0) /* (B22/A20) MMC1_CLK */
193 AM62X_IOPAD(0x230, PIN_INPUT, 0) /* (A22/A19) MMC1_DAT0 */
194 AM62X_IOPAD(0x22c, PIN_INPUT, 0) /* (B21/B19) MMC1_DAT1 */
195 AM62X_IOPAD(0x228, PIN_INPUT, 0) /* (C21/B20) MMC1_DAT2 */
196 AM62X_IOPAD(0x224, PIN_INPUT, 0) /* (D22/C19) MMC1_DAT3 */
197 AM62X_IOPAD(0x240, PIN_INPUT, 0) /* (D17/C15) MMC1_SDCD */
198 >;
199 };
200
201 usr_led_pins_default: usr-led-default-pins {
202 pinctrl-single,pins = <
203 AM62X_IOPAD(0x244, PIN_OUTPUT, 7) /* (C17/B15) MMC1_SDWP.GPIO1_49 */
204 >;
205 };
206
207 main_mdio1_pins_default: main-mdio1-default-pins {
208 pinctrl-single,pins = <
209 AM62X_IOPAD(0x160, PIN_OUTPUT, 0) /* (AD24/V17) MDIO0_MDC */
210 AM62X_IOPAD(0x15c, PIN_INPUT, 0) /* (AB22/U16) MDIO0_MDIO */
211 >;
212 };
213
214 main_rgmii1_pins_default: main-rgmii1-default-pins {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600215 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500216 pinctrl-single,pins = <
217 AM62X_IOPAD(0x14c, PIN_INPUT, 0) /* (AB17/W15) RGMII1_RD0 */
218 AM62X_IOPAD(0x150, PIN_INPUT, 0) /* (AC17/Y16) RGMII1_RD1 */
219 AM62X_IOPAD(0x154, PIN_INPUT, 0) /* (AB16/AA17) RGMII1_RD2 */
220 AM62X_IOPAD(0x158, PIN_INPUT, 0) /* (AA15/Y15) RGMII1_RD3 */
221 AM62X_IOPAD(0x148, PIN_INPUT, 0) /* (AD17/AA16) RGMII1_RXC */
222 AM62X_IOPAD(0x144, PIN_INPUT, 0) /* (AE17/W14) RGMII1_RX_CTL */
223 AM62X_IOPAD(0x134, PIN_OUTPUT, 0) /* (AE20/U14) RGMII1_TD0 */
224 AM62X_IOPAD(0x138, PIN_OUTPUT, 0) /* (AD20/AA19) RGMII1_TD1 */
225 AM62X_IOPAD(0x13c, PIN_OUTPUT, 0) /* (AE18/Y17) RGMII1_TD2 */
226 AM62X_IOPAD(0x140, PIN_OUTPUT, 0) /* (AD18/AA18) RGMII1_TD3 */
227 AM62X_IOPAD(0x130, PIN_OUTPUT, 0) /* (AE19/W16) RGMII1_TXC */
228 AM62X_IOPAD(0x12c, PIN_OUTPUT, 0) /* (AD19/V15) RGMII1_TX_CTL */
229 >;
230 };
231
232 main_usb1_pins_default: main-usb1-default-pins {
233 pinctrl-single,pins = <
234 AM62X_IOPAD(0x0258, PIN_OUTPUT, 0) /* (F18/E16) USB1_DRVVBUS */
235 >;
236 };
237
238 main_mcasp1_pins_default: main-mcasp1-default-pins {
239 pinctrl-single,pins = <
240 AM62X_IOPAD(0x090, PIN_INPUT, 2) /* (M24/K17) GPMC0_BE0N_CLE.MCASP1_ACLKX */
241 AM62X_IOPAD(0x098, PIN_INPUT, 2) /* (U23/P21) GPMC0_WAIT0.MCASP1_AFSX */
242 AM62X_IOPAD(0x08c, PIN_OUTPUT, 2) /* (L25/J17) GPMC0_WEN.MCASP1_AXR0 */
243 AM62X_IOPAD(0x084, PIN_INPUT, 2) /* (L23/K20) GPMC0_ADVN_ALE.MCASP1_AXR2 */
244 >;
245 };
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600246
247 main_dss0_pins_default: main-dss0-default-pins {
248 pinctrl-single,pins = <
249 AM62X_IOPAD(0x100, PIN_OUTPUT, 0) /* (AC25) VOUT0_VSYNC */
250 AM62X_IOPAD(0x0f8, PIN_OUTPUT, 0) /* (AB24) VOUT0_HSYNC */
251 AM62X_IOPAD(0x104, PIN_OUTPUT, 0) /* (AC24) VOUT0_PCLK */
252 AM62X_IOPAD(0x0fc, PIN_OUTPUT, 0) /* (Y20) VOUT0_DE */
253 AM62X_IOPAD(0x0b8, PIN_OUTPUT, 0) /* (U22) VOUT0_DATA0 */
254 AM62X_IOPAD(0x0bc, PIN_OUTPUT, 0) /* (V24) VOUT0_DATA1 */
255 AM62X_IOPAD(0x0c0, PIN_OUTPUT, 0) /* (W25) VOUT0_DATA2 */
256 AM62X_IOPAD(0x0c4, PIN_OUTPUT, 0) /* (W24) VOUT0_DATA3 */
257 AM62X_IOPAD(0x0c8, PIN_OUTPUT, 0) /* (Y25) VOUT0_DATA4 */
258 AM62X_IOPAD(0x0cc, PIN_OUTPUT, 0) /* (Y24) VOUT0_DATA5 */
259 AM62X_IOPAD(0x0d0, PIN_OUTPUT, 0) /* (Y23) VOUT0_DATA6 */
260 AM62X_IOPAD(0x0d4, PIN_OUTPUT, 0) /* (AA25) VOUT0_DATA7 */
261 AM62X_IOPAD(0x0d8, PIN_OUTPUT, 0) /* (V21) VOUT0_DATA8 */
262 AM62X_IOPAD(0x0dc, PIN_OUTPUT, 0) /* (W21) VOUT0_DATA9 */
263 AM62X_IOPAD(0x0e0, PIN_OUTPUT, 0) /* (V20) VOUT0_DATA10 */
264 AM62X_IOPAD(0x0e4, PIN_OUTPUT, 0) /* (AA23) VOUT0_DATA11 */
265 AM62X_IOPAD(0x0e8, PIN_OUTPUT, 0) /* (AB25) VOUT0_DATA12 */
266 AM62X_IOPAD(0x0ec, PIN_OUTPUT, 0) /* (AA24) VOUT0_DATA13 */
267 AM62X_IOPAD(0x0f0, PIN_OUTPUT, 0) /* (Y22) VOUT0_DATA14 */
268 AM62X_IOPAD(0x0f4, PIN_OUTPUT, 0) /* (AA21) VOUT0_DATA15 */
269 AM62X_IOPAD(0x05c, PIN_OUTPUT, 1) /* (R24) GPMC0_AD8.VOUT0_DATA16 */
270 AM62X_IOPAD(0x060, PIN_OUTPUT, 1) /* (R25) GPMC0_AD9.VOUT0_DATA17 */
271 AM62X_IOPAD(0x064, PIN_OUTPUT, 1) /* (T25) GPMC0_AD10.VOUT0_DATA18 */
272 AM62X_IOPAD(0x068, PIN_OUTPUT, 1) /* (R21) GPMC0_AD11.VOUT0_DATA19 */
273 AM62X_IOPAD(0x06c, PIN_OUTPUT, 1) /* (T22) GPMC0_AD12.VOUT0_DATA20 */
274 AM62X_IOPAD(0x070, PIN_OUTPUT, 1) /* (T24) GPMC0_AD13.VOUT0_DATA21 */
275 AM62X_IOPAD(0x074, PIN_OUTPUT, 1) /* (U25) GPMC0_AD14.VOUT0_DATA22 */
276 AM62X_IOPAD(0x078, PIN_OUTPUT, 1) /* (U24) GPMC0_AD15.VOUT0_DATA23 */
277 >;
278 };
Nishanth Menone17596d2023-07-27 04:03:31 -0500279};
280
281&mcu_pmx0 {
282 wkup_uart0_pins_default: wkup-uart0-default-pins {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600283 bootph-pre-ram;
Nishanth Menone17596d2023-07-27 04:03:31 -0500284 pinctrl-single,pins = <
285 AM62X_MCU_IOPAD(0x02c, PIN_INPUT, 0) /* (C6/A7) WKUP_UART0_CTSn */
286 AM62X_MCU_IOPAD(0x030, PIN_OUTPUT, 0) /* (A4/B4) WKUP_UART0_RTSn */
287 AM62X_MCU_IOPAD(0x024, PIN_INPUT, 0) /* (B4/B5) WKUP_UART0_RXD */
288 AM62X_MCU_IOPAD(0x028, PIN_OUTPUT, 0) /* (C5/C6) WKUP_UART0_TXD */
289 >;
290 };
291};
292
293&wkup_uart0 {
294 /* WKUP UART0 is used by DM firmware */
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600295 bootph-pre-ram;
Nishanth Menone17596d2023-07-27 04:03:31 -0500296 status = "reserved";
297 pinctrl-names = "default";
298 pinctrl-0 = <&wkup_uart0_pins_default>;
299};
300
301&main_uart0 {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600302 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500303 status = "okay";
304 pinctrl-names = "default";
305 pinctrl-0 = <&main_uart0_pins_default>;
306};
307
308&main_uart1 {
309 /* Main UART1 is used by TIFS firmware */
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600310 bootph-pre-ram;
Nishanth Menone17596d2023-07-27 04:03:31 -0500311 status = "reserved";
312 pinctrl-names = "default";
313 pinctrl-0 = <&main_uart1_pins_default>;
314};
315
316&main_i2c0 {
317 status = "okay";
318 pinctrl-names = "default";
319 pinctrl-0 = <&main_i2c0_pins_default>;
320 clock-frequency = <400000>;
321
322 eeprom@51 {
323 /* AT24C512C-MAHM-T or M24512-DFMC6TG */
324 compatible = "atmel,24c512";
325 reg = <0x51>;
326 };
327
328 typec_pd0: tps6598x@3f {
329 compatible = "ti,tps6598x";
330 reg = <0x3f>;
331
332 connector {
333 compatible = "usb-c-connector";
334 label = "USB-C";
335 self-powered;
336 data-role = "dual";
337 power-role = "sink";
338 ports {
339 #address-cells = <1>;
340 #size-cells = <0>;
341
342 port@0 {
343 reg = <0>;
344 usb_con_hs: endpoint {
345 remote-endpoint = <&usb0_hs_ep>;
346 };
347 };
348 };
349 };
350 };
351};
352
353&main_i2c1 {
354 status = "okay";
355 pinctrl-names = "default";
356 pinctrl-0 = <&main_i2c1_pins_default>;
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600357 clock-frequency = <100000>;
Nishanth Menone17596d2023-07-27 04:03:31 -0500358
359 tlv320aic3106: audio-codec@1b {
360 #sound-dai-cells = <0>;
361 compatible = "ti,tlv320aic3106";
362 reg = <0x1b>;
363 ai3x-micbias-vg = <1>; /* 2.0V */
364
365 /* Regulators */
366 AVDD-supply = <&vcc_3v3_sys>;
367 IOVDD-supply = <&vcc_3v3_sys>;
368 DRVDD-supply = <&vcc_3v3_sys>;
369 };
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600370
371 sii9022: bridge-hdmi@3b {
372 compatible = "sil,sii9022";
373 reg = <0x3b>;
374 interrupt-parent = <&exp1>;
375 interrupts = <16 IRQ_TYPE_EDGE_FALLING>;
376 #sound-dai-cells = <0>;
377 sil,i2s-data-lanes = < 0 >;
378
379 ports {
380 #address-cells = <1>;
381 #size-cells = <0>;
382
383 port@0 {
384 reg = <0>;
385
386 sii9022_in: endpoint {
387 remote-endpoint = <&dpi1_out>;
388 };
389 };
390
391 port@1 {
392 reg = <1>;
393
394 sii9022_out: endpoint {
395 remote-endpoint = <&hdmi_connector_in>;
396 };
397 };
398 };
399 };
Nishanth Menone17596d2023-07-27 04:03:31 -0500400};
401
402&sdhci0 {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600403 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500404 status = "okay";
405 pinctrl-names = "default";
406 pinctrl-0 = <&main_mmc0_pins_default>;
407 ti,driver-strength-ohm = <50>;
408 disable-wp;
409};
410
411&sdhci1 {
412 /* SD/MMC */
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600413 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500414 status = "okay";
415 pinctrl-names = "default";
416 pinctrl-0 = <&main_mmc1_pins_default>;
417 ti,driver-strength-ohm = <50>;
418 disable-wp;
419};
420
421&cpsw3g {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600422 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500423 pinctrl-names = "default";
424 pinctrl-0 = <&main_rgmii1_pins_default>;
425};
426
427&cpsw_port1 {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600428 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500429 phy-mode = "rgmii-rxid";
430 phy-handle = <&cpsw3g_phy0>;
431};
432
433&cpsw3g_mdio {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600434 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500435 status = "okay";
436 pinctrl-names = "default";
437 pinctrl-0 = <&main_mdio1_pins_default>;
438
439 cpsw3g_phy0: ethernet-phy@0 {
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600440 bootph-all;
Nishanth Menone17596d2023-07-27 04:03:31 -0500441 reg = <0>;
442 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
443 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
444 ti,min-output-impedance;
445 };
446};
447
448&mailbox0_cluster0 {
449 mbox_m4_0: mbox-m4-0 {
450 ti,mbox-rx = <0 0 0>;
451 ti,mbox-tx = <1 0 0>;
452 };
453};
454
455&usbss0 {
456 status = "okay";
457 ti,vbus-divider;
458};
459
460&usbss1 {
461 status = "okay";
462 ti,vbus-divider;
463};
464
465&usb0 {
466 #address-cells = <1>;
467 #size-cells = <0>;
468 usb-role-switch;
469
470 port@0 {
471 reg = <0>;
472 usb0_hs_ep: endpoint {
473 remote-endpoint = <&usb_con_hs>;
474 };
475 };
476};
477
478&usb1 {
479 dr_mode = "host";
480 pinctrl-names = "default";
481 pinctrl-0 = <&main_usb1_pins_default>;
482};
483
484&mcasp1 {
485 status = "okay";
486 #sound-dai-cells = <0>;
487
488 pinctrl-names = "default";
489 pinctrl-0 = <&main_mcasp1_pins_default>;
490
491 op-mode = <0>; /* MCASP_IIS_MODE */
492 tdm-slots = <2>;
493
494 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
495 1 0 2 0
496 0 0 0 0
497 0 0 0 0
498 0 0 0 0
499 >;
500 tx-num-evt = <32>;
501 rx-num-evt = <32>;
502};
Nishanth Menonc72e8e72023-11-14 21:28:54 -0600503
504&dss {
505 status = "okay";
506 pinctrl-names = "default";
507 pinctrl-0 = <&main_dss0_pins_default>;
508};
509
510&dss_ports {
511 /* VP2: DPI Output */
512 port@1 {
513 reg = <1>;
514
515 dpi1_out: endpoint {
516 remote-endpoint = <&sii9022_in>;
517 };
518 };
519};