blob: b4a0f48719f21492f1fe4dd615e7c5c65702c2fc [file] [log] [blame]
Ruchika Gupta8ca8d822010-12-15 17:02:08 +00001/*
2 * Copyright 2010-2011 Freescale Semiconductor, Inc.
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Ruchika Gupta8ca8d822010-12-15 17:02:08 +00005 */
6
7#ifndef __FSL_SECURE_BOOT_H
8#define __FSL_SECURE_BOOT_H
9
Po Liud1030092013-08-21 14:20:21 +080010#ifdef CONFIG_SECURE_BOOT
Ruchika Gupta8ca8d822010-12-15 17:02:08 +000011#if defined(CONFIG_FSL_CORENET)
12#define CONFIG_SYS_PBI_FLASH_BASE 0xc0000000
Aneesh Bansalbf955b22014-03-12 00:07:27 +053013#elif defined(CONFIG_BSC9132QDS)
14#define CONFIG_SYS_PBI_FLASH_BASE 0xc8000000
Ruchika Gupta8ca8d822010-12-15 17:02:08 +000015#else
16#define CONFIG_SYS_PBI_FLASH_BASE 0xce000000
17#endif
18#define CONFIG_SYS_PBI_FLASH_WINDOW 0xcff80000
19
Aneesh Bansal83d4b502014-03-18 23:40:42 +053020#if defined(CONFIG_B4860QDS) || defined(CONFIG_T4240QDS)
Aneesh Bansal8bcbc272014-03-18 23:40:26 +053021#define CONFIG_SYS_CPC_REINIT_F
22#undef CONFIG_SYS_INIT_L3_ADDR
23#define CONFIG_SYS_INIT_L3_ADDR 0xbff00000
24#endif
25
Ruchika Gupta8ca8d822010-12-15 17:02:08 +000026#endif
Po Liud1030092013-08-21 14:20:21 +080027#endif