blob: bf8e6be410e71d2168ed0f2f6765154c8a63022f [file] [log] [blame]
Simon Glass2cffe662015-08-30 16:55:38 -06001if ARCH_ROCKCHIP
2
Heiko Stübner5c91e2b2016-07-16 00:17:15 +02003config ROCKCHIP_RK3036
4 bool "Support Rockchip RK3036"
5 select CPU_V7
Kever Yang0d3d7832016-07-19 21:16:59 +08006 select SUPPORT_SPL
7 select SPL
Heiko Stübner5c91e2b2016-07-16 00:17:15 +02008 help
9 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
10 including NEON and GPU, Mali-400 graphics, several DDR3 options
11 and video codec support. Peripherals include Gigabit Ethernet,
12 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
13
Heiko Stübneref6db5e2017-02-18 19:46:36 +010014config ROCKCHIP_RK3188
15 bool "Support Rockchip RK3188"
16 select CPU_V7
17 select SUPPORT_SPL
18 select SUPPORT_TPL
19 select SPL
20 select TPL
21 select ROCKCHIP_BROM_HELPER
22 help
23 The Rockchip RK3188 is a ARM-based SoC with a quad-core Cortex-A9
24 including NEON and GPU, 512KB L2 cache, Mali-400 graphics, two
25 video interfaces, several memory options and video codec support.
26 Peripherals include Fast Ethernet, USB2 host and OTG, SDIO, I2S,
27 UART, SPI, I2C and PWMs.
28
Simon Glass2cffe662015-08-30 16:55:38 -060029config ROCKCHIP_RK3288
30 bool "Support Rockchip RK3288"
Andreas Färber6c427032016-07-14 05:09:26 +020031 select CPU_V7
Kever Yang0d3d7832016-07-19 21:16:59 +080032 select SUPPORT_SPL
33 select SPL
Simon Glass2cffe662015-08-30 16:55:38 -060034 help
35 The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
36 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
37 video interfaces supporting HDMI and eDP, several DDR3 options
38 and video codec support. Peripherals include Gigabit Ethernet,
Andreas Färber531e8e02016-11-02 18:03:01 +010039 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
Simon Glass2cffe662015-08-30 16:55:38 -060040
Kever Yangec02b3c2017-02-23 15:37:51 +080041config ROCKCHIP_RK3328
42 bool "Support Rockchip RK3328"
43 select ARM64
44 help
45 The Rockchip RK3328 is a ARM-based SoC with a quad-core Cortex-A53.
46 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
47 video interfaces supporting HDMI and eDP, several DDR3 options
48 and video codec support. Peripherals include Gigabit Ethernet,
49 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
50
Kever Yang0d3d7832016-07-19 21:16:59 +080051config ROCKCHIP_RK3399
52 bool "Support Rockchip RK3399"
53 select ARM64
Kever Yang16efdfd2017-02-22 16:56:38 +080054 select SUPPORT_SPL
55 select SPL
56 select SPL_SEPARATE_BSS
Kever Yang0d3d7832016-07-19 21:16:59 +080057 help
58 The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
59 and quad-core Cortex-A53.
60 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
61 video interfaces supporting HDMI and eDP, several DDR3 options
62 and video codec support. Peripherals include Gigabit Ethernet,
63 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
64
Xu Ziyuan5401eb82016-07-12 19:09:49 +080065config ROCKCHIP_SPL_BACK_TO_BROM
66 bool "SPL returns to bootrom"
67 default y if ROCKCHIP_RK3036
Heiko Stübner355a8802017-02-18 19:46:25 +010068 select ROCKCHIP_BROM_HELPER
Xu Ziyuan5401eb82016-07-12 19:09:49 +080069 help
70 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
71 SPL will return to the boot rom, which will then load the U-Boot
72 binary to keep going on.
73
Heiko Stübner355a8802017-02-18 19:46:25 +010074config ROCKCHIP_BROM_HELPER
75 bool
76
Sandy Pattersond70f0f32016-08-29 07:31:16 -040077config SPL_MMC_SUPPORT
78 default y if !ROCKCHIP_SPL_BACK_TO_BROM
79
huang lin1115b642015-11-17 14:20:27 +080080source "arch/arm/mach-rockchip/rk3036/Kconfig"
Heiko Stübneref6db5e2017-02-18 19:46:36 +010081source "arch/arm/mach-rockchip/rk3188/Kconfig"
Heiko Stübner5c91e2b2016-07-16 00:17:15 +020082source "arch/arm/mach-rockchip/rk3288/Kconfig"
Kever Yangec02b3c2017-02-23 15:37:51 +080083source "arch/arm/mach-rockchip/rk3328/Kconfig"
Kever Yang0d3d7832016-07-19 21:16:59 +080084source "arch/arm/mach-rockchip/rk3399/Kconfig"
Simon Glass2cffe662015-08-30 16:55:38 -060085endif