blob: 262abf3e9978d14edd89bd14325039bdfefeb039 [file] [log] [blame]
stroesec096c842004-12-16 18:21:17 +00001/*
2 * (C) Copyright 2003
3 * Ingo Assmus <ingo.assmus@keymile.com>
4 * for cpci750 Reinhard Arlt
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25/*
26 * main board support/init for the cpci750.
27 */
28
29#ifndef __64360_H__
30#define __64360_H__
31
32/* CPU Configuration bits */
33#define CPU_CONF_ADDR_MISS_EN (1 << 8)
34#define CPU_CONF_SINGLE_CPU (1 << 11)
35#define CPU_CONF_ENDIANESS (1 << 12)
36#define CPU_CONF_PIPELINE (1 << 13)
37#define CPU_CONF_STOP_RETRY (1 << 17)
38#define CPU_CONF_MULTI_DECODE (1 << 18)
39#define CPU_CONF_DP_VALID (1 << 19)
40#define CPU_CONF_PERR_PROP (1 << 22)
41#define CPU_CONF_AACK_DELAY_2 (1 << 25)
42#define CPU_CONF_AP_VALID (1 << 26)
43#define CPU_CONF_REMAP_WR_DIS (1 << 27)
44
45/* CPU Master Control bits */
46#define CPU_MAST_CTL_ARB_EN (1 << 8)
47#define CPU_MAST_CTL_MASK_BR_1 (1 << 9)
48#define CPU_MAST_CTL_M_WR_TRIG (1 << 10)
49#define CPU_MAST_CTL_M_RD_TRIG (1 << 11)
50#define CPU_MAST_CTL_CLEAN_BLK (1 << 12)
51#define CPU_MAST_CTL_FLUSH_BLK (1 << 13)
52
53#endif /* __64360_H__ */