blob: e13786efa590018e2a8b9357d12caad66095a4d6 [file] [log] [blame]
wdenk591dda52002-11-18 00:14:45 +00001/*
Graeme Russ45fc1d82011-04-13 19:43:26 +10002 * (C) Copyright 2008-2011
3 * Graeme Russ, <graeme.russ@gmail.com>
4 *
wdenk591dda52002-11-18 00:14:45 +00005 * (C) Copyright 2002
Albert ARIBAUD60fbc8d2011-08-04 18:45:45 +02006 * Daniel Engström, Omicron Ceti AB, <daniel@omicron.se>
wdenk57b2d802003-06-27 21:31:46 +00007 *
wdenk591dda52002-11-18 00:14:45 +00008 * (C) Copyright 2002
9 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
10 * Marius Groeger <mgroeger@sysgo.de>
11 *
12 * (C) Copyright 2002
13 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
14 * Alex Zuepke <azu@sysgo.de>
15 *
Bin Meng035c1d22014-11-09 22:18:56 +080016 * Part of this file is adapted from coreboot
17 * src/arch/x86/lib/cpu.c
18 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +020019 * SPDX-License-Identifier: GPL-2.0+
wdenk591dda52002-11-18 00:14:45 +000020 */
21
wdenk591dda52002-11-18 00:14:45 +000022#include <common.h>
23#include <command.h>
Bin Mengf967f9a2015-06-17 11:15:36 +080024#include <dm.h>
Simon Glass463fac22014-10-10 08:21:55 -060025#include <errno.h>
26#include <malloc.h>
Bin Menga4559642016-06-08 05:07:38 -070027#include <syscon.h>
Bin Mengef61f772017-04-21 07:24:32 -070028#include <asm/acpi_s3.h>
Bin Meng710d2152017-04-21 07:24:37 -070029#include <asm/acpi_table.h>
Stefan Reinauer2acf8482012-12-02 04:49:50 +000030#include <asm/control_regs.h>
Bin Meng1c9da372016-05-11 07:45:01 -070031#include <asm/coreboot_tables.h>
Simon Glass463fac22014-10-10 08:21:55 -060032#include <asm/cpu.h>
Bin Mengf967f9a2015-06-17 11:15:36 +080033#include <asm/lapic.h>
Simon Glass8dda5872016-03-11 22:07:11 -070034#include <asm/microcode.h>
Bin Mengf967f9a2015-06-17 11:15:36 +080035#include <asm/mp.h>
Bin Meng1141fcf2016-05-11 07:45:00 -070036#include <asm/mrccache.h>
Bin Mengc45a93b2015-07-06 16:31:30 +080037#include <asm/msr.h>
38#include <asm/mtrr.h>
Simon Glass9f0afe72014-11-12 22:42:26 -070039#include <asm/post.h>
Graeme Russ25391d12011-02-12 15:11:30 +110040#include <asm/processor.h>
Graeme Russ93efcb22011-02-12 15:11:32 +110041#include <asm/processor-flags.h>
Graeme Russ278638d2008-12-07 10:29:02 +110042#include <asm/interrupt.h>
Bin Mengf17cea62015-04-24 18:10:04 +080043#include <asm/tables.h>
Gabe Black6ed18882011-11-16 23:32:50 +000044#include <linux/compiler.h>
wdenk591dda52002-11-18 00:14:45 +000045
Bin Meng035c1d22014-11-09 22:18:56 +080046DECLARE_GLOBAL_DATA_PTR;
47
Bin Meng035c1d22014-11-09 22:18:56 +080048static const char *const x86_vendor_name[] = {
49 [X86_VENDOR_INTEL] = "Intel",
50 [X86_VENDOR_CYRIX] = "Cyrix",
51 [X86_VENDOR_AMD] = "AMD",
52 [X86_VENDOR_UMC] = "UMC",
53 [X86_VENDOR_NEXGEN] = "NexGen",
54 [X86_VENDOR_CENTAUR] = "Centaur",
55 [X86_VENDOR_RISE] = "Rise",
56 [X86_VENDOR_TRANSMETA] = "Transmeta",
57 [X86_VENDOR_NSC] = "NSC",
58 [X86_VENDOR_SIS] = "SiS",
59};
60
Gabe Black846d08e2012-10-20 12:33:10 +000061int __weak x86_cleanup_before_linux(void)
62{
Simon Glassbcc28da2013-04-17 16:13:35 +000063#ifdef CONFIG_BOOTSTAGE_STASH
Simon Glass5322d622015-03-02 17:04:37 -070064 bootstage_stash((void *)CONFIG_BOOTSTAGE_STASH_ADDR,
Simon Glassbcc28da2013-04-17 16:13:35 +000065 CONFIG_BOOTSTAGE_STASH_SIZE);
66#endif
67
Gabe Black846d08e2012-10-20 12:33:10 +000068 return 0;
69}
70
Graeme Russ6e256002011-12-27 22:46:43 +110071int x86_init_cache(void)
72{
73 enable_caches();
74
wdenk591dda52002-11-18 00:14:45 +000075 return 0;
76}
Graeme Russ6e256002011-12-27 22:46:43 +110077int init_cache(void) __attribute__((weak, alias("x86_init_cache")));
wdenk591dda52002-11-18 00:14:45 +000078
Wolfgang Denk6262d0212010-06-28 22:00:46 +020079int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
wdenk591dda52002-11-18 00:14:45 +000080{
Graeme Russfdee8b12011-11-08 02:33:13 +000081 printf("resetting ...\n");
Graeme Russ45fc1d82011-04-13 19:43:26 +100082
83 /* wait 50 ms */
84 udelay(50000);
wdenk591dda52002-11-18 00:14:45 +000085 disable_interrupts();
86 reset_cpu(0);
87
88 /*NOTREACHED*/
89 return 0;
90}
91
Graeme Russfdee8b12011-11-08 02:33:13 +000092void flush_cache(unsigned long dummy1, unsigned long dummy2)
wdenk591dda52002-11-18 00:14:45 +000093{
94 asm("wbinvd\n");
wdenk591dda52002-11-18 00:14:45 +000095}
Graeme Russ278638d2008-12-07 10:29:02 +110096
Simon Glass83374332014-11-06 13:20:08 -070097__weak void reset_cpu(ulong addr)
Graeme Russ278638d2008-12-07 10:29:02 +110098{
Simon Glasse0e7bd02015-04-28 20:11:29 -060099 /* Do a hard reset through the chipset's reset control register */
Simon Glass8b73e9f2016-03-11 22:06:59 -0700100 outb(SYS_RST | RST_CPU, IO_PORT_RESET);
Simon Glasse0e7bd02015-04-28 20:11:29 -0600101 for (;;)
102 cpu_hlt();
103}
104
105void x86_full_reset(void)
106{
Simon Glass8b73e9f2016-03-11 22:06:59 -0700107 outb(FULL_RST | SYS_RST | RST_CPU, IO_PORT_RESET);
Graeme Russ278638d2008-12-07 10:29:02 +1100108}
Stefan Reinauer2acf8482012-12-02 04:49:50 +0000109
Stefan Reinauer2acf8482012-12-02 04:49:50 +0000110/* Define these functions to allow ehch-hcd to function */
111void flush_dcache_range(unsigned long start, unsigned long stop)
112{
113}
114
115void invalidate_dcache_range(unsigned long start, unsigned long stop)
116{
117}
Simon Glass2baa3bb2013-02-28 19:26:11 +0000118
119void dcache_enable(void)
120{
121 enable_caches();
122}
123
124void dcache_disable(void)
125{
126 disable_caches();
127}
128
129void icache_enable(void)
130{
131}
132
133void icache_disable(void)
134{
135}
136
137int icache_status(void)
138{
139 return 1;
140}
Simon Glassd8d9fec2014-10-10 08:21:52 -0600141
Bin Meng035c1d22014-11-09 22:18:56 +0800142const char *cpu_vendor_name(int vendor)
143{
144 const char *name;
145 name = "<invalid cpu vendor>";
146 if ((vendor < (ARRAY_SIZE(x86_vendor_name))) &&
147 (x86_vendor_name[vendor] != 0))
148 name = x86_vendor_name[vendor];
Simon Glass2f2efbc2014-10-10 08:21:54 -0600149
Bin Meng035c1d22014-11-09 22:18:56 +0800150 return name;
Simon Glass2f2efbc2014-10-10 08:21:54 -0600151}
152
Simon Glass543bb142014-11-10 18:00:26 -0700153char *cpu_get_name(char *name)
Simon Glass2f2efbc2014-10-10 08:21:54 -0600154{
Simon Glass543bb142014-11-10 18:00:26 -0700155 unsigned int *name_as_ints = (unsigned int *)name;
Bin Meng035c1d22014-11-09 22:18:56 +0800156 struct cpuid_result regs;
Simon Glass543bb142014-11-10 18:00:26 -0700157 char *ptr;
Bin Meng035c1d22014-11-09 22:18:56 +0800158 int i;
Simon Glass2f2efbc2014-10-10 08:21:54 -0600159
Simon Glass543bb142014-11-10 18:00:26 -0700160 /* This bit adds up to 48 bytes */
Bin Meng035c1d22014-11-09 22:18:56 +0800161 for (i = 0; i < 3; i++) {
162 regs = cpuid(0x80000002 + i);
163 name_as_ints[i * 4 + 0] = regs.eax;
164 name_as_ints[i * 4 + 1] = regs.ebx;
165 name_as_ints[i * 4 + 2] = regs.ecx;
166 name_as_ints[i * 4 + 3] = regs.edx;
167 }
Simon Glass543bb142014-11-10 18:00:26 -0700168 name[CPU_MAX_NAME_LEN - 1] = '\0';
Simon Glass2f2efbc2014-10-10 08:21:54 -0600169
Bin Meng035c1d22014-11-09 22:18:56 +0800170 /* Skip leading spaces. */
Simon Glass543bb142014-11-10 18:00:26 -0700171 ptr = name;
172 while (*ptr == ' ')
173 ptr++;
Bin Meng035c1d22014-11-09 22:18:56 +0800174
Simon Glass543bb142014-11-10 18:00:26 -0700175 return ptr;
Simon Glass2f2efbc2014-10-10 08:21:54 -0600176}
177
Simon Glass543bb142014-11-10 18:00:26 -0700178int default_print_cpuinfo(void)
Simon Glass2f2efbc2014-10-10 08:21:54 -0600179{
Bin Meng035c1d22014-11-09 22:18:56 +0800180 printf("CPU: %s, vendor %s, device %xh\n",
181 cpu_has_64bit() ? "x86_64" : "x86",
182 cpu_vendor_name(gd->arch.x86_vendor), gd->arch.x86_device);
Simon Glass2f2efbc2014-10-10 08:21:54 -0600183
Bin Mengef61f772017-04-21 07:24:32 -0700184#ifdef CONFIG_HAVE_ACPI_RESUME
185 debug("ACPI previous sleep state: %s\n",
186 acpi_ss_string(gd->arch.prev_sleep_state));
187#endif
188
Simon Glass2f2efbc2014-10-10 08:21:54 -0600189 return 0;
190}
Simon Glass463fac22014-10-10 08:21:55 -0600191
Simon Glass9f0afe72014-11-12 22:42:26 -0700192void show_boot_progress(int val)
193{
Simon Glass9f0afe72014-11-12 22:42:26 -0700194 outb(val, POST_PORT);
195}
Bin Mengf17cea62015-04-24 18:10:04 +0800196
197#ifndef CONFIG_SYS_COREBOOT
Bin Meng2f8560c2016-05-11 07:44:56 -0700198/*
199 * Implement a weak default function for boards that optionally
200 * need to clean up the system before jumping to the kernel.
201 */
202__weak void board_final_cleanup(void)
203{
204}
205
Bin Mengf17cea62015-04-24 18:10:04 +0800206int last_stage_init(void)
207{
Bin Meng159661d2017-04-21 07:24:41 -0700208 board_final_cleanup();
209
Bin Meng710d2152017-04-21 07:24:37 -0700210#if CONFIG_HAVE_ACPI_RESUME
Bin Meng280aebe2017-04-21 07:24:44 -0700211 struct acpi_fadt *fadt = acpi_find_fadt();
Bin Meng710d2152017-04-21 07:24:37 -0700212
Bin Meng280aebe2017-04-21 07:24:44 -0700213 if (fadt != NULL && gd->arch.prev_sleep_state == ACPI_S3)
214 acpi_resume(fadt);
Bin Meng710d2152017-04-21 07:24:37 -0700215#endif
216
Bin Mengf17cea62015-04-24 18:10:04 +0800217 write_tables();
218
219 return 0;
220}
221#endif
Simon Glass02fe5e62015-04-29 22:26:01 -0600222
Simon Glass0aa7bfa2016-01-17 16:11:28 -0700223static int x86_init_cpus(void)
Simon Glass02fe5e62015-04-29 22:26:01 -0600224{
Bin Mengf967f9a2015-06-17 11:15:36 +0800225#ifdef CONFIG_SMP
226 debug("Init additional CPUs\n");
227 x86_mp_init();
Bin Meng89727762015-07-22 01:21:12 -0700228#else
229 struct udevice *dev;
230
231 /*
232 * This causes the cpu-x86 driver to be probed.
233 * We don't check return value here as we want to allow boards
234 * which have not been converted to use cpu uclass driver to boot.
235 */
236 uclass_first_device(UCLASS_CPU, &dev);
Bin Mengf967f9a2015-06-17 11:15:36 +0800237#endif
238
Simon Glass02fe5e62015-04-29 22:26:01 -0600239 return 0;
240}
241
242int cpu_init_r(void)
243{
Simon Glass00431f62016-01-17 16:11:30 -0700244 struct udevice *dev;
245 int ret;
246
247 if (!ll_boot_init())
248 return 0;
249
250 ret = x86_init_cpus();
251 if (ret)
252 return ret;
253
254 /*
255 * Set up the northbridge, PCH and LPC if available. Note that these
256 * may have had some limited pre-relocation init if they were probed
257 * before relocation, but this is post relocation.
258 */
259 uclass_first_device(UCLASS_NORTHBRIDGE, &dev);
260 uclass_first_device(UCLASS_PCH, &dev);
261 uclass_first_device(UCLASS_LPC, &dev);
Simon Glass2b6d80b2015-08-04 12:34:00 -0600262
Bin Menga4559642016-06-08 05:07:38 -0700263 /* Set up pin control if available */
264 ret = syscon_get_by_driver_data(X86_SYSCON_PINCONF, &dev);
265 debug("%s, pinctrl=%p, ret=%d\n", __func__, dev, ret);
266
Simon Glass2b6d80b2015-08-04 12:34:00 -0600267 return 0;
Simon Glass02fe5e62015-04-29 22:26:01 -0600268}
Bin Meng1141fcf2016-05-11 07:45:00 -0700269
270#ifndef CONFIG_EFI_STUB
271int reserve_arch(void)
272{
273#ifdef CONFIG_ENABLE_MRC_CACHE
Bin Meng1c9da372016-05-11 07:45:01 -0700274 mrccache_reserve();
275#endif
276
277#ifdef CONFIG_SEABIOS
278 high_table_reserve();
Bin Meng1141fcf2016-05-11 07:45:00 -0700279#endif
Bin Meng1c9da372016-05-11 07:45:01 -0700280
Bin Meng353f5cb2017-04-21 07:24:47 -0700281#ifdef CONFIG_HAVE_ACPI_RESUME
282 acpi_s3_reserve();
283
284#ifdef CONFIG_HAVE_FSP
Bin Mengcf200302017-04-21 07:24:39 -0700285 /*
286 * Save stack address to CMOS so that at next S3 boot,
287 * we can use it as the stack address for fsp_contiue()
288 */
289 fsp_save_s3_stack();
Bin Meng353f5cb2017-04-21 07:24:47 -0700290#endif /* CONFIG_HAVE_FSP */
291#endif /* CONFIG_HAVE_ACPI_RESUME */
Bin Mengcf200302017-04-21 07:24:39 -0700292
Bin Meng1c9da372016-05-11 07:45:01 -0700293 return 0;
Bin Meng1141fcf2016-05-11 07:45:00 -0700294}
295#endif