Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / cec100f81ef0874c695db472ac66c67f1cbcd351 / . / configs / ae350_rv64_spl_xip_defconfig
blob: b52b8d78d7135ff66524aa83a2154f7ef666df28 [file] [log] [blame]
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]1CONFIG_RISCV=y
Leo Yu-Chi Liangb25115c2023-02-14 20:42:50 +0800[diff] [blame]2CONFIG_TEXT_BASE=0x01800000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x80000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]4CONFIG_NR_DRAM_BANKS=2
Leo Yu-Chi Liangb25115c2023-02-14 20:42:50 +0800[diff] [blame]5CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
6CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x10000000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_ENV_SECT_SIZE=0x1000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="ae350_64"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]9CONFIG_SPL_TEXT_BASE=0x80000000
Randolphf934ee82023-09-25 17:24:52 +0800[diff] [blame]10CONFIG_SPL_SYS_MALLOC_F_LEN=0x2000000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]11CONFIG_SPL=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]12CONFIG_SYS_LOAD_ADDR=0x100000
Randolph6c9c5ba2023-09-25 17:24:51 +0800[diff] [blame]13CONFIG_TARGET_ANDES_AE350=y
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]14CONFIG_ARCH_RV64I=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]15CONFIG_RISCV_SMODE=y
Nikita Shubin7e5e0292022-09-02 11:47:39 +0300[diff] [blame]16CONFIG_SPL_XIP=y
Tom Rini8d3a5882023-10-02 13:58:20 -0400[diff] [blame]17CONFIG_SYS_MONITOR_BASE=0x88000000
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]18CONFIG_FIT=y
Peng Fan54590592020-07-06 15:35:01 +0800[diff] [blame]19CONFIG_SPL_LOAD_FIT_ADDRESS=0x80010000
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]20CONFIG_DISTRO_DEFAULTS=y
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]21CONFIG_BOOTDELAY=3
Yu Chien Peter Lin6edeb942023-02-06 16:10:52 +0800[diff] [blame]22CONFIG_DISPLAY_CPUINFO=y
23CONFIG_DISPLAY_BOARDINFO=y
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]24CONFIG_BOARD_EARLY_INIT_F=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]25CONFIG_SPL_MAX_SIZE=0x100000
Randolphf934ee82023-09-25 17:24:52 +0800[diff] [blame]26CONFIG_SPL_BSS_START_ADDR=0x400000
Yu Chien Peter Line440ed42023-02-06 16:10:50 +0800[diff] [blame]27CONFIG_SPL_BOARD_INIT=y
28CONFIG_SPL_CACHE=y
Randolphf934ee82023-09-25 17:24:52 +0800[diff] [blame]29CONFIG_SPL_OPENSBI_SCRATCH_OPTIONS=0x0
Tom Rini05d172a2023-10-11 12:01:17 -0400[diff] [blame]30CONFIG_SYS_PROMPT="RISC-V # "
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]31CONFIG_SYS_PBSIZE=1050
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]32CONFIG_SYS_BOOTM_LEN=0x4000000
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]33CONFIG_CMD_IMLS=y
34CONFIG_CMD_MMC=y
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]35CONFIG_CMD_SF_TEST=y
36# CONFIG_CMD_SETEXPR is not set
37CONFIG_BOOTP_PREFER_SERVERIP=y
38CONFIG_CMD_CACHE=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]39CONFIG_ENV_OVERWRITE=y
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]40CONFIG_ENV_IS_IN_SPI_FLASH=y
Yu Chien Peter Lin6b79c602023-02-06 16:10:51 +0800[diff] [blame]41CONFIG_NET_RETRY_COUNT=50
Adam Ford499c9f72020-07-03 09:00:14 -0500[diff] [blame]42CONFIG_BOOTP_SEND_HOSTNAME=y
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]43CONFIG_NET_RANDOM_ETHADDR=y
44CONFIG_MMC=y
45CONFIG_FTSDC010=y
46CONFIG_FTSDC010_SDIO=y
47CONFIG_MTD_NOR_FLASH=y
48CONFIG_FLASH_CFI_DRIVER=y
Tom Rini2c562792022-05-13 09:18:27 -0400[diff] [blame]49CONFIG_SYS_FLASH_CFI_WIDTH_16BIT=y
Tom Rini01fe8142022-12-02 16:42:20 -0500[diff] [blame]50CONFIG_FLASH_SHOW_PROGRESS=0
Tom Rinid6501752022-05-13 09:36:03 -0400[diff] [blame]51CONFIG_SYS_CFI_FLASH_STATUS_POLL=y
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]52CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
53CONFIG_SYS_FLASH_CFI=y
Rick Chenc3027d02019-11-14 13:52:22 +0800[diff] [blame]54CONFIG_SPI_FLASH_MACRONIX=y
55CONFIG_FTMAC100=y
56CONFIG_BAUDRATE=38400
57CONFIG_SYS_NS16550=y
58CONFIG_SPI=y
59CONFIG_ATCSPI200_SPI=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]60# CONFIG_BINMAN_FDT is not set