Tom Rini | 10e4779 | 2018-05-06 17:58:06 -0400 | [diff] [blame] | 1 | // SPDX-License-Identifier: GPL-2.0 |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 2 | /* |
| 3 | * Copyright (c) 2010-2012, NVIDIA CORPORATION. All rights reserved. |
| 4 | * |
| 5 | * See file CREDITS for list of people who contributed to this |
| 6 | * project. |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 7 | */ |
| 8 | |
| 9 | #include <common.h> |
Simon Glass | 0f2af88 | 2020-05-10 11:40:05 -0600 | [diff] [blame] | 10 | #include <log.h> |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 11 | #include <asm/io.h> |
Tom Warren | ab37196 | 2012-09-19 15:50:56 -0700 | [diff] [blame] | 12 | #include <asm/arch/tegra.h> |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 13 | #include <asm/arch/pinmux.h> |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 14 | #include <asm/gpio.h> |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 15 | |
Masahiro Yamada | b2c8868 | 2017-01-10 13:32:07 +0900 | [diff] [blame] | 16 | #ifdef CONFIG_MMC_SDHCI_TEGRA |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 17 | /* |
| 18 | * Routine: pin_mux_mmc |
| 19 | * Description: setup the pin muxes/tristate values for the SDMMC(s) |
| 20 | */ |
Tom Warren | 9745cf8 | 2013-02-21 12:31:30 +0000 | [diff] [blame] | 21 | void pin_mux_mmc(void) |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 22 | { |
| 23 | /* SDMMC4: config 3, x8 on 2nd set of pins */ |
Stephen Warren | f27f4e8 | 2014-03-21 12:28:58 -0600 | [diff] [blame] | 24 | pinmux_set_func(PMUX_PINGRP_ATB, PMUX_FUNC_SDIO4); |
| 25 | pinmux_set_func(PMUX_PINGRP_GMA, PMUX_FUNC_SDIO4); |
| 26 | pinmux_set_func(PMUX_PINGRP_GME, PMUX_FUNC_SDIO4); |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 27 | |
Stephen Warren | f27f4e8 | 2014-03-21 12:28:58 -0600 | [diff] [blame] | 28 | pinmux_tristate_disable(PMUX_PINGRP_ATB); |
| 29 | pinmux_tristate_disable(PMUX_PINGRP_GMA); |
| 30 | pinmux_tristate_disable(PMUX_PINGRP_GME); |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 31 | |
Lucas Stach | 2249fb6 | 2012-05-16 08:21:01 +0000 | [diff] [blame] | 32 | /* SDIO1: SDIO1_CLK, SDIO1_CMD, SDIO1_DAT[3:0] */ |
Stephen Warren | f27f4e8 | 2014-03-21 12:28:58 -0600 | [diff] [blame] | 33 | pinmux_set_func(PMUX_PINGRP_SDIO1, PMUX_FUNC_SDIO1); |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 34 | |
Stephen Warren | f27f4e8 | 2014-03-21 12:28:58 -0600 | [diff] [blame] | 35 | pinmux_tristate_disable(PMUX_PINGRP_SDIO1); |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 36 | |
| 37 | /* For power GPIO PV1 */ |
Stephen Warren | f27f4e8 | 2014-03-21 12:28:58 -0600 | [diff] [blame] | 38 | pinmux_tristate_disable(PMUX_PINGRP_UAC); |
Stephen Warren | 07dde1e | 2012-05-15 11:58:11 +0000 | [diff] [blame] | 39 | /* For CD GPIO PV5 */ |
Stephen Warren | f27f4e8 | 2014-03-21 12:28:58 -0600 | [diff] [blame] | 40 | pinmux_tristate_disable(PMUX_PINGRP_GPV); |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 41 | } |
Stephen Warren | f5dc27a | 2012-01-06 12:14:42 +0000 | [diff] [blame] | 42 | #endif |
Marc Dietrich | b81dfe1 | 2012-11-25 11:26:12 +0000 | [diff] [blame] | 43 | |
Simon Glass | 52cb504 | 2022-10-18 07:46:31 -0600 | [diff] [blame] | 44 | #ifdef CONFIG_VIDEO |
Marc Dietrich | b81dfe1 | 2012-11-25 11:26:12 +0000 | [diff] [blame] | 45 | /* this is a weak define that we are overriding */ |
| 46 | void pin_mux_display(void) |
| 47 | { |
| 48 | debug("init display pinmux\n"); |
| 49 | |
| 50 | /* EN_VDD_PANEL GPIO A4 */ |
Stephen Warren | f27f4e8 | 2014-03-21 12:28:58 -0600 | [diff] [blame] | 51 | pinmux_tristate_disable(PMUX_PINGRP_DAP2); |
Marc Dietrich | b81dfe1 | 2012-11-25 11:26:12 +0000 | [diff] [blame] | 52 | } |
| 53 | #endif |