blob: 060baa8b7e9d4daadc97c9f8545307d60eb2e2c8 [file] [log] [blame]
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2/*
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
4 * Author: Ludovic Barre <ludovic.barre@st.com> for STMicroelectronics.
5 */
6#include <dt-bindings/pinctrl/stm32-pinfunc.h>
7
8&pinctrl {
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02009 adc1_in6_pins_a: adc1-in6-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +010010 pins {
11 pinmux = <STM32_PINMUX('F', 12, ANALOG)>;
12 };
13 };
14
15 adc12_ain_pins_a: adc12-ain-0 {
16 pins {
17 pinmux = <STM32_PINMUX('C', 3, ANALOG)>, /* ADC1 in13 */
18 <STM32_PINMUX('F', 12, ANALOG)>, /* ADC1 in6 */
19 <STM32_PINMUX('F', 13, ANALOG)>, /* ADC2 in2 */
20 <STM32_PINMUX('F', 14, ANALOG)>; /* ADC2 in6 */
21 };
22 };
23
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +020024 adc12_ain_pins_b: adc12-ain-1 {
25 pins {
26 pinmux = <STM32_PINMUX('F', 12, ANALOG)>, /* ADC1 in6 */
27 <STM32_PINMUX('F', 13, ANALOG)>; /* ADC2 in2 */
28 };
29 };
30
Patrick Delaunay48c5e902020-03-06 17:54:41 +010031 adc12_usb_cc_pins_a: adc12-usb-cc-pins-0 {
32 pins {
33 pinmux = <STM32_PINMUX('A', 4, ANALOG)>, /* ADC12 in18 */
34 <STM32_PINMUX('A', 5, ANALOG)>; /* ADC12 in19 */
35 };
36 };
37
38 cec_pins_a: cec-0 {
39 pins {
40 pinmux = <STM32_PINMUX('A', 15, AF4)>;
41 bias-disable;
42 drive-open-drain;
43 slew-rate = <0>;
44 };
45 };
46
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +020047 cec_sleep_pins_a: cec-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +010048 pins {
49 pinmux = <STM32_PINMUX('A', 15, ANALOG)>; /* HDMI_CEC */
50 };
51 };
52
53 cec_pins_b: cec-1 {
54 pins {
55 pinmux = <STM32_PINMUX('B', 6, AF5)>;
56 bias-disable;
57 drive-open-drain;
58 slew-rate = <0>;
59 };
60 };
61
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +020062 cec_sleep_pins_b: cec-sleep-1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +010063 pins {
64 pinmux = <STM32_PINMUX('B', 6, ANALOG)>; /* HDMI_CEC */
65 };
66 };
67
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +020068 dac_ch1_pins_a: dac-ch1-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +010069 pins {
70 pinmux = <STM32_PINMUX('A', 4, ANALOG)>;
71 };
72 };
73
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +020074 dac_ch2_pins_a: dac-ch2-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +010075 pins {
76 pinmux = <STM32_PINMUX('A', 5, ANALOG)>;
77 };
78 };
79
80 dcmi_pins_a: dcmi-0 {
81 pins {
82 pinmux = <STM32_PINMUX('H', 8, AF13)>,/* DCMI_HSYNC */
83 <STM32_PINMUX('B', 7, AF13)>,/* DCMI_VSYNC */
84 <STM32_PINMUX('A', 6, AF13)>,/* DCMI_PIXCLK */
85 <STM32_PINMUX('H', 9, AF13)>,/* DCMI_D0 */
86 <STM32_PINMUX('H', 10, AF13)>,/* DCMI_D1 */
87 <STM32_PINMUX('H', 11, AF13)>,/* DCMI_D2 */
88 <STM32_PINMUX('H', 12, AF13)>,/* DCMI_D3 */
89 <STM32_PINMUX('H', 14, AF13)>,/* DCMI_D4 */
90 <STM32_PINMUX('I', 4, AF13)>,/* DCMI_D5 */
91 <STM32_PINMUX('B', 8, AF13)>,/* DCMI_D6 */
92 <STM32_PINMUX('E', 6, AF13)>,/* DCMI_D7 */
93 <STM32_PINMUX('I', 1, AF13)>,/* DCMI_D8 */
94 <STM32_PINMUX('H', 7, AF13)>,/* DCMI_D9 */
95 <STM32_PINMUX('I', 3, AF13)>,/* DCMI_D10 */
96 <STM32_PINMUX('H', 15, AF13)>;/* DCMI_D11 */
97 bias-disable;
98 };
99 };
100
101 dcmi_sleep_pins_a: dcmi-sleep-0 {
102 pins {
103 pinmux = <STM32_PINMUX('H', 8, ANALOG)>,/* DCMI_HSYNC */
104 <STM32_PINMUX('B', 7, ANALOG)>,/* DCMI_VSYNC */
105 <STM32_PINMUX('A', 6, ANALOG)>,/* DCMI_PIXCLK */
106 <STM32_PINMUX('H', 9, ANALOG)>,/* DCMI_D0 */
107 <STM32_PINMUX('H', 10, ANALOG)>,/* DCMI_D1 */
108 <STM32_PINMUX('H', 11, ANALOG)>,/* DCMI_D2 */
109 <STM32_PINMUX('H', 12, ANALOG)>,/* DCMI_D3 */
110 <STM32_PINMUX('H', 14, ANALOG)>,/* DCMI_D4 */
111 <STM32_PINMUX('I', 4, ANALOG)>,/* DCMI_D5 */
112 <STM32_PINMUX('B', 8, ANALOG)>,/* DCMI_D6 */
113 <STM32_PINMUX('E', 6, ANALOG)>,/* DCMI_D7 */
114 <STM32_PINMUX('I', 1, ANALOG)>,/* DCMI_D8 */
115 <STM32_PINMUX('H', 7, ANALOG)>,/* DCMI_D9 */
116 <STM32_PINMUX('I', 3, ANALOG)>,/* DCMI_D10 */
117 <STM32_PINMUX('H', 15, ANALOG)>;/* DCMI_D11 */
118 };
119 };
120
121 ethernet0_rgmii_pins_a: rgmii-0 {
122 pins1 {
123 pinmux = <STM32_PINMUX('G', 5, AF11)>, /* ETH_RGMII_CLK125 */
124 <STM32_PINMUX('G', 4, AF11)>, /* ETH_RGMII_GTX_CLK */
125 <STM32_PINMUX('G', 13, AF11)>, /* ETH_RGMII_TXD0 */
126 <STM32_PINMUX('G', 14, AF11)>, /* ETH_RGMII_TXD1 */
127 <STM32_PINMUX('C', 2, AF11)>, /* ETH_RGMII_TXD2 */
128 <STM32_PINMUX('E', 2, AF11)>, /* ETH_RGMII_TXD3 */
129 <STM32_PINMUX('B', 11, AF11)>, /* ETH_RGMII_TX_CTL */
130 <STM32_PINMUX('C', 1, AF11)>; /* ETH_MDC */
131 bias-disable;
132 drive-push-pull;
133 slew-rate = <2>;
134 };
135 pins2 {
136 pinmux = <STM32_PINMUX('A', 2, AF11)>; /* ETH_MDIO */
137 bias-disable;
138 drive-push-pull;
139 slew-rate = <0>;
140 };
141 pins3 {
142 pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH_RGMII_RXD0 */
143 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RGMII_RXD1 */
144 <STM32_PINMUX('B', 0, AF11)>, /* ETH_RGMII_RXD2 */
145 <STM32_PINMUX('B', 1, AF11)>, /* ETH_RGMII_RXD3 */
146 <STM32_PINMUX('A', 1, AF11)>, /* ETH_RGMII_RX_CLK */
147 <STM32_PINMUX('A', 7, AF11)>; /* ETH_RGMII_RX_CTL */
148 bias-disable;
149 };
150 };
151
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200152 ethernet0_rgmii_sleep_pins_a: rgmii-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100153 pins1 {
154 pinmux = <STM32_PINMUX('G', 5, ANALOG)>, /* ETH_RGMII_CLK125 */
155 <STM32_PINMUX('G', 4, ANALOG)>, /* ETH_RGMII_GTX_CLK */
156 <STM32_PINMUX('G', 13, ANALOG)>, /* ETH_RGMII_TXD0 */
157 <STM32_PINMUX('G', 14, ANALOG)>, /* ETH_RGMII_TXD1 */
158 <STM32_PINMUX('C', 2, ANALOG)>, /* ETH_RGMII_TXD2 */
159 <STM32_PINMUX('E', 2, ANALOG)>, /* ETH_RGMII_TXD3 */
160 <STM32_PINMUX('B', 11, ANALOG)>, /* ETH_RGMII_TX_CTL */
161 <STM32_PINMUX('A', 2, ANALOG)>, /* ETH_MDIO */
162 <STM32_PINMUX('C', 1, ANALOG)>, /* ETH_MDC */
163 <STM32_PINMUX('C', 4, ANALOG)>, /* ETH_RGMII_RXD0 */
164 <STM32_PINMUX('C', 5, ANALOG)>, /* ETH_RGMII_RXD1 */
165 <STM32_PINMUX('B', 0, ANALOG)>, /* ETH_RGMII_RXD2 */
166 <STM32_PINMUX('B', 1, ANALOG)>, /* ETH_RGMII_RXD3 */
167 <STM32_PINMUX('A', 1, ANALOG)>, /* ETH_RGMII_RX_CLK */
168 <STM32_PINMUX('A', 7, ANALOG)>; /* ETH_RGMII_RX_CTL */
169 };
170 };
171
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200172 ethernet0_rgmii_pins_b: rgmii-1 {
173 pins1 {
174 pinmux = <STM32_PINMUX('G', 5, AF11)>, /* ETH_RGMII_CLK125 */
175 <STM32_PINMUX('G', 4, AF11)>, /* ETH_RGMII_GTX_CLK */
176 <STM32_PINMUX('G', 13, AF11)>, /* ETH_RGMII_TXD0 */
177 <STM32_PINMUX('G', 14, AF11)>, /* ETH_RGMII_TXD1 */
178 <STM32_PINMUX('C', 2, AF11)>, /* ETH_RGMII_TXD2 */
179 <STM32_PINMUX('E', 2, AF11)>, /* ETH_RGMII_TXD3 */
180 <STM32_PINMUX('B', 11, AF11)>, /* ETH_RGMII_TX_CTL */
181 <STM32_PINMUX('C', 1, AF11)>; /* ETH_MDC */
182 bias-disable;
183 drive-push-pull;
184 slew-rate = <2>;
185 };
186 pins2 {
187 pinmux = <STM32_PINMUX('A', 2, AF11)>; /* ETH_MDIO */
188 bias-disable;
189 drive-push-pull;
190 slew-rate = <0>;
191 };
192 pins3 {
193 pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH_RGMII_RXD0 */
194 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RGMII_RXD1 */
195 <STM32_PINMUX('H', 6, AF11)>, /* ETH_RGMII_RXD2 */
196 <STM32_PINMUX('H', 7, AF11)>, /* ETH_RGMII_RXD3 */
197 <STM32_PINMUX('A', 1, AF11)>, /* ETH_RGMII_RX_CLK */
198 <STM32_PINMUX('A', 7, AF11)>; /* ETH_RGMII_RX_CTL */
199 bias-disable;
200 };
201 };
202
203 ethernet0_rgmii_sleep_pins_b: rgmii-sleep-1 {
204 pins1 {
205 pinmux = <STM32_PINMUX('G', 5, ANALOG)>, /* ETH_RGMII_CLK125 */
206 <STM32_PINMUX('G', 4, ANALOG)>, /* ETH_RGMII_GTX_CLK */
207 <STM32_PINMUX('G', 13, ANALOG)>, /* ETH_RGMII_TXD0 */
208 <STM32_PINMUX('G', 14, ANALOG)>, /* ETH_RGMII_TXD1 */
209 <STM32_PINMUX('C', 2, ANALOG)>, /* ETH_RGMII_TXD2 */
210 <STM32_PINMUX('E', 2, ANALOG)>, /* ETH_RGMII_TXD3 */
211 <STM32_PINMUX('B', 11, ANALOG)>, /* ETH_RGMII_TX_CTL */
212 <STM32_PINMUX('C', 1, ANALOG)>, /* ETH_MDC */
213 <STM32_PINMUX('A', 2, ANALOG)>, /* ETH_MDIO */
214 <STM32_PINMUX('C', 4, ANALOG)>, /* ETH_RGMII_RXD0 */
215 <STM32_PINMUX('C', 5, ANALOG)>, /* ETH_RGMII_RXD1 */
216 <STM32_PINMUX('H', 6, ANALOG)>, /* ETH_RGMII_RXD2 */
217 <STM32_PINMUX('H', 7, ANALOG)>, /* ETH_RGMII_RXD3 */
218 <STM32_PINMUX('A', 1, ANALOG)>, /* ETH_RGMII_RX_CLK */
219 <STM32_PINMUX('A', 7, ANALOG)>; /* ETH_RGMII_RX_CTL */
220 };
221 };
222
Patrick Delaunay2b2d0b62020-07-06 13:26:51 +0200223 ethernet0_rgmii_pins_c: rgmii-2 {
Patrick Delaunay8aee15d2020-04-21 12:27:35 +0200224 pins1 {
225 pinmux = <STM32_PINMUX('G', 5, AF11)>, /* ETH_RGMII_CLK125 */
226 <STM32_PINMUX('G', 4, AF11)>, /* ETH_RGMII_GTX_CLK */
227 <STM32_PINMUX('B', 12, AF11)>, /* ETH_RGMII_TXD0 */
228 <STM32_PINMUX('G', 14, AF11)>, /* ETH_RGMII_TXD1 */
229 <STM32_PINMUX('C', 2, AF11)>, /* ETH_RGMII_TXD2 */
230 <STM32_PINMUX('E', 2, AF11)>, /* ETH_RGMII_TXD3 */
231 <STM32_PINMUX('G', 11, AF11)>, /* ETH_RGMII_TX_CTL */
232 <STM32_PINMUX('C', 1, AF11)>; /* ETH_MDC */
233 bias-disable;
234 drive-push-pull;
235 slew-rate = <2>;
236 };
237 pins2 {
238 pinmux = <STM32_PINMUX('A', 2, AF11)>; /* ETH_MDIO */
239 bias-disable;
240 drive-push-pull;
241 slew-rate = <0>;
242 };
243 pins3 {
244 pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH_RGMII_RXD0 */
245 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RGMII_RXD1 */
246 <STM32_PINMUX('H', 6, AF11)>, /* ETH_RGMII_RXD2 */
247 <STM32_PINMUX('B', 1, AF11)>, /* ETH_RGMII_RXD3 */
248 <STM32_PINMUX('A', 1, AF11)>, /* ETH_RGMII_RX_CLK */
249 <STM32_PINMUX('A', 7, AF11)>; /* ETH_RGMII_RX_CTL */
250 bias-disable;
251 };
252 };
253
Patrick Delaunay2b2d0b62020-07-06 13:26:51 +0200254 ethernet0_rgmii_sleep_pins_c: rgmii-sleep-2 {
Patrick Delaunay8aee15d2020-04-21 12:27:35 +0200255 pins1 {
256 pinmux = <STM32_PINMUX('G', 5, ANALOG)>, /* ETH_RGMII_CLK125 */
257 <STM32_PINMUX('G', 4, ANALOG)>, /* ETH_RGMII_GTX_CLK */
258 <STM32_PINMUX('B', 12, ANALOG)>, /* ETH_RGMII_TXD0 */
259 <STM32_PINMUX('G', 14, ANALOG)>, /* ETH_RGMII_TXD1 */
260 <STM32_PINMUX('C', 2, ANALOG)>, /* ETH_RGMII_TXD2 */
261 <STM32_PINMUX('E', 2, ANALOG)>, /* ETH_RGMII_TXD3 */
262 <STM32_PINMUX('G', 11, ANALOG)>, /* ETH_RGMII_TX_CTL */
263 <STM32_PINMUX('A', 2, ANALOG)>, /* ETH_MDIO */
264 <STM32_PINMUX('C', 1, ANALOG)>, /* ETH_MDC */
265 <STM32_PINMUX('C', 4, ANALOG)>, /* ETH_RGMII_RXD0 */
266 <STM32_PINMUX('C', 5, ANALOG)>, /* ETH_RGMII_RXD1 */
267 <STM32_PINMUX('H', 6, ANALOG)>, /* ETH_RGMII_RXD2 */
268 <STM32_PINMUX('B', 1, ANALOG)>, /* ETH_RGMII_RXD3 */
269 <STM32_PINMUX('A', 1, ANALOG)>, /* ETH_RGMII_RX_CLK */
270 <STM32_PINMUX('A', 7, ANALOG)>; /* ETH_RGMII_RX_CTL */
271 };
272 };
273
Patrick Delaunaydf0d20a2020-04-30 15:52:46 +0200274 ethernet0_rmii_pins_a: rmii-0 {
275 pins1 {
276 pinmux = <STM32_PINMUX('G', 13, AF11)>, /* ETH1_RMII_TXD0 */
277 <STM32_PINMUX('G', 14, AF11)>, /* ETH1_RMII_TXD1 */
278 <STM32_PINMUX('B', 11, AF11)>, /* ETH1_RMII_TX_EN */
279 <STM32_PINMUX('A', 1, AF0)>, /* ETH1_RMII_REF_CLK */
280 <STM32_PINMUX('A', 2, AF11)>, /* ETH1_MDIO */
281 <STM32_PINMUX('C', 1, AF11)>; /* ETH1_MDC */
282 bias-disable;
283 drive-push-pull;
284 slew-rate = <2>;
285 };
286 pins2 {
287 pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH1_RMII_RXD0 */
288 <STM32_PINMUX('C', 5, AF11)>, /* ETH1_RMII_RXD1 */
289 <STM32_PINMUX('A', 7, AF11)>; /* ETH1_RMII_CRS_DV */
290 bias-disable;
291 };
292 };
293
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200294 ethernet0_rmii_sleep_pins_a: rmii-sleep-0 {
Patrick Delaunaydf0d20a2020-04-30 15:52:46 +0200295 pins1 {
296 pinmux = <STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_RMII_TXD0 */
297 <STM32_PINMUX('G', 14, ANALOG)>, /* ETH1_RMII_TXD1 */
298 <STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_RMII_TX_EN */
299 <STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
300 <STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_MDC */
301 <STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RMII_RXD0 */
302 <STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RMII_RXD1 */
303 <STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_RMII_REF_CLK */
304 <STM32_PINMUX('A', 7, ANALOG)>; /* ETH1_RMII_CRS_DV */
305 };
306 };
307
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100308 fmc_pins_a: fmc-0 {
309 pins1 {
310 pinmux = <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
311 <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
312 <STM32_PINMUX('D', 11, AF12)>, /* FMC_A16_FMC_CLE */
313 <STM32_PINMUX('D', 12, AF12)>, /* FMC_A17_FMC_ALE */
314 <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
315 <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
316 <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
317 <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
318 <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
319 <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
320 <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
321 <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
322 <STM32_PINMUX('G', 9, AF12)>; /* FMC_NE2_FMC_NCE */
323 bias-disable;
324 drive-push-pull;
325 slew-rate = <1>;
326 };
327 pins2 {
328 pinmux = <STM32_PINMUX('D', 6, AF12)>; /* FMC_NWAIT */
329 bias-pull-up;
330 };
331 };
332
333 fmc_sleep_pins_a: fmc-sleep-0 {
334 pins {
335 pinmux = <STM32_PINMUX('D', 4, ANALOG)>, /* FMC_NOE */
336 <STM32_PINMUX('D', 5, ANALOG)>, /* FMC_NWE */
337 <STM32_PINMUX('D', 11, ANALOG)>, /* FMC_A16_FMC_CLE */
338 <STM32_PINMUX('D', 12, ANALOG)>, /* FMC_A17_FMC_ALE */
339 <STM32_PINMUX('D', 14, ANALOG)>, /* FMC_D0 */
340 <STM32_PINMUX('D', 15, ANALOG)>, /* FMC_D1 */
341 <STM32_PINMUX('D', 0, ANALOG)>, /* FMC_D2 */
342 <STM32_PINMUX('D', 1, ANALOG)>, /* FMC_D3 */
343 <STM32_PINMUX('E', 7, ANALOG)>, /* FMC_D4 */
344 <STM32_PINMUX('E', 8, ANALOG)>, /* FMC_D5 */
345 <STM32_PINMUX('E', 9, ANALOG)>, /* FMC_D6 */
346 <STM32_PINMUX('E', 10, ANALOG)>, /* FMC_D7 */
347 <STM32_PINMUX('D', 6, ANALOG)>, /* FMC_NWAIT */
348 <STM32_PINMUX('G', 9, ANALOG)>; /* FMC_NE2_FMC_NCE */
349 };
350 };
351
Patrick Delaunay6d397052021-01-11 12:33:36 +0100352 fmc_pins_b: fmc-1 {
353 pins {
354 pinmux = <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
355 <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
356 <STM32_PINMUX('B', 7, AF12)>, /* FMC_NL */
357 <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
358 <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
359 <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
360 <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
361 <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
362 <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
363 <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
364 <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
365 <STM32_PINMUX('E', 11, AF12)>, /* FMC_D8 */
366 <STM32_PINMUX('E', 12, AF12)>, /* FMC_D9 */
367 <STM32_PINMUX('E', 13, AF12)>, /* FMC_D10 */
368 <STM32_PINMUX('E', 14, AF12)>, /* FMC_D11 */
369 <STM32_PINMUX('E', 15, AF12)>, /* FMC_D12 */
370 <STM32_PINMUX('D', 8, AF12)>, /* FMC_D13 */
371 <STM32_PINMUX('D', 9, AF12)>, /* FMC_D14 */
372 <STM32_PINMUX('D', 10, AF12)>, /* FMC_D15 */
373 <STM32_PINMUX('G', 9, AF12)>, /* FMC_NE2_FMC_NCE */
374 <STM32_PINMUX('G', 12, AF12)>; /* FMC_NE4 */
375 bias-disable;
376 drive-push-pull;
377 slew-rate = <3>;
378 };
379 };
380
381 fmc_sleep_pins_b: fmc-sleep-1 {
382 pins {
383 pinmux = <STM32_PINMUX('D', 4, ANALOG)>, /* FMC_NOE */
384 <STM32_PINMUX('D', 5, ANALOG)>, /* FMC_NWE */
385 <STM32_PINMUX('B', 7, ANALOG)>, /* FMC_NL */
386 <STM32_PINMUX('D', 14, ANALOG)>, /* FMC_D0 */
387 <STM32_PINMUX('D', 15, ANALOG)>, /* FMC_D1 */
388 <STM32_PINMUX('D', 0, ANALOG)>, /* FMC_D2 */
389 <STM32_PINMUX('D', 1, ANALOG)>, /* FMC_D3 */
390 <STM32_PINMUX('E', 7, ANALOG)>, /* FMC_D4 */
391 <STM32_PINMUX('E', 8, ANALOG)>, /* FMC_D5 */
392 <STM32_PINMUX('E', 9, ANALOG)>, /* FMC_D6 */
393 <STM32_PINMUX('E', 10, ANALOG)>, /* FMC_D7 */
394 <STM32_PINMUX('E', 11, ANALOG)>, /* FMC_D8 */
395 <STM32_PINMUX('E', 12, ANALOG)>, /* FMC_D9 */
396 <STM32_PINMUX('E', 13, ANALOG)>, /* FMC_D10 */
397 <STM32_PINMUX('E', 14, ANALOG)>, /* FMC_D11 */
398 <STM32_PINMUX('E', 15, ANALOG)>, /* FMC_D12 */
399 <STM32_PINMUX('D', 8, ANALOG)>, /* FMC_D13 */
400 <STM32_PINMUX('D', 9, ANALOG)>, /* FMC_D14 */
401 <STM32_PINMUX('D', 10, ANALOG)>, /* FMC_D15 */
402 <STM32_PINMUX('G', 9, ANALOG)>, /* FMC_NE2_FMC_NCE */
403 <STM32_PINMUX('G', 12, ANALOG)>; /* FMC_NE4 */
404 };
405 };
406
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100407 i2c1_pins_a: i2c1-0 {
408 pins {
409 pinmux = <STM32_PINMUX('D', 12, AF5)>, /* I2C1_SCL */
410 <STM32_PINMUX('F', 15, AF5)>; /* I2C1_SDA */
411 bias-disable;
412 drive-open-drain;
413 slew-rate = <0>;
414 };
415 };
416
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200417 i2c1_sleep_pins_a: i2c1-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100418 pins {
419 pinmux = <STM32_PINMUX('D', 12, ANALOG)>, /* I2C1_SCL */
420 <STM32_PINMUX('F', 15, ANALOG)>; /* I2C1_SDA */
421 };
422 };
423
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200424 i2c1_pins_b: i2c1-1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100425 pins {
426 pinmux = <STM32_PINMUX('F', 14, AF5)>, /* I2C1_SCL */
427 <STM32_PINMUX('F', 15, AF5)>; /* I2C1_SDA */
428 bias-disable;
429 drive-open-drain;
430 slew-rate = <0>;
431 };
432 };
433
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200434 i2c1_sleep_pins_b: i2c1-sleep-1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100435 pins {
436 pinmux = <STM32_PINMUX('F', 14, ANALOG)>, /* I2C1_SCL */
437 <STM32_PINMUX('F', 15, ANALOG)>; /* I2C1_SDA */
438 };
439 };
440
441 i2c2_pins_a: i2c2-0 {
442 pins {
443 pinmux = <STM32_PINMUX('H', 4, AF4)>, /* I2C2_SCL */
444 <STM32_PINMUX('H', 5, AF4)>; /* I2C2_SDA */
445 bias-disable;
446 drive-open-drain;
447 slew-rate = <0>;
448 };
449 };
450
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200451 i2c2_sleep_pins_a: i2c2-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100452 pins {
453 pinmux = <STM32_PINMUX('H', 4, ANALOG)>, /* I2C2_SCL */
454 <STM32_PINMUX('H', 5, ANALOG)>; /* I2C2_SDA */
455 };
456 };
457
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200458 i2c2_pins_b1: i2c2-1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100459 pins {
460 pinmux = <STM32_PINMUX('H', 5, AF4)>; /* I2C2_SDA */
461 bias-disable;
462 drive-open-drain;
463 slew-rate = <0>;
464 };
465 };
466
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200467 i2c2_sleep_pins_b1: i2c2-sleep-1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100468 pins {
469 pinmux = <STM32_PINMUX('H', 5, ANALOG)>; /* I2C2_SDA */
470 };
471 };
472
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200473 i2c2_pins_c: i2c2-2 {
Marek Vasutda779092020-05-26 04:30:21 +0200474 pins {
475 pinmux = <STM32_PINMUX('F', 1, AF4)>, /* I2C2_SCL */
476 <STM32_PINMUX('H', 5, AF4)>; /* I2C2_SDA */
477 bias-disable;
478 drive-open-drain;
479 slew-rate = <0>;
480 };
481 };
482
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200483 i2c2_pins_sleep_c: i2c2-sleep-2 {
Marek Vasutda779092020-05-26 04:30:21 +0200484 pins {
485 pinmux = <STM32_PINMUX('F', 1, ANALOG)>, /* I2C2_SCL */
486 <STM32_PINMUX('H', 5, ANALOG)>; /* I2C2_SDA */
487 };
488 };
489
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100490 i2c5_pins_a: i2c5-0 {
491 pins {
492 pinmux = <STM32_PINMUX('A', 11, AF4)>, /* I2C5_SCL */
493 <STM32_PINMUX('A', 12, AF4)>; /* I2C5_SDA */
494 bias-disable;
495 drive-open-drain;
496 slew-rate = <0>;
497 };
498 };
499
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200500 i2c5_sleep_pins_a: i2c5-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100501 pins {
502 pinmux = <STM32_PINMUX('A', 11, ANALOG)>, /* I2C5_SCL */
503 <STM32_PINMUX('A', 12, ANALOG)>; /* I2C5_SDA */
504
505 };
506 };
507
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200508 i2c5_pins_b: i2c5-1 {
509 pins {
510 pinmux = <STM32_PINMUX('D', 0, AF4)>, /* I2C5_SCL */
511 <STM32_PINMUX('D', 1, AF4)>; /* I2C5_SDA */
512 bias-disable;
513 drive-open-drain;
514 slew-rate = <0>;
515 };
516 };
517
518 i2c5_sleep_pins_b: i2c5-sleep-1 {
519 pins {
520 pinmux = <STM32_PINMUX('D', 0, ANALOG)>, /* I2C5_SCL */
521 <STM32_PINMUX('D', 1, ANALOG)>; /* I2C5_SDA */
522 };
523 };
524
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100525 i2s2_pins_a: i2s2-0 {
526 pins {
527 pinmux = <STM32_PINMUX('I', 3, AF5)>, /* I2S2_SDO */
528 <STM32_PINMUX('B', 9, AF5)>, /* I2S2_WS */
529 <STM32_PINMUX('A', 9, AF5)>; /* I2S2_CK */
530 slew-rate = <1>;
531 drive-push-pull;
532 bias-disable;
533 };
534 };
535
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200536 i2s2_sleep_pins_a: i2s2-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100537 pins {
538 pinmux = <STM32_PINMUX('I', 3, ANALOG)>, /* I2S2_SDO */
539 <STM32_PINMUX('B', 9, ANALOG)>, /* I2S2_WS */
540 <STM32_PINMUX('A', 9, ANALOG)>; /* I2S2_CK */
541 };
542 };
543
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200544 ltdc_pins_a: ltdc-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100545 pins {
546 pinmux = <STM32_PINMUX('G', 7, AF14)>, /* LCD_CLK */
547 <STM32_PINMUX('I', 10, AF14)>, /* LCD_HSYNC */
548 <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */
549 <STM32_PINMUX('F', 10, AF14)>, /* LCD_DE */
550 <STM32_PINMUX('H', 2, AF14)>, /* LCD_R0 */
551 <STM32_PINMUX('H', 3, AF14)>, /* LCD_R1 */
552 <STM32_PINMUX('H', 8, AF14)>, /* LCD_R2 */
553 <STM32_PINMUX('H', 9, AF14)>, /* LCD_R3 */
554 <STM32_PINMUX('H', 10, AF14)>, /* LCD_R4 */
555 <STM32_PINMUX('C', 0, AF14)>, /* LCD_R5 */
556 <STM32_PINMUX('H', 12, AF14)>, /* LCD_R6 */
557 <STM32_PINMUX('E', 15, AF14)>, /* LCD_R7 */
558 <STM32_PINMUX('E', 5, AF14)>, /* LCD_G0 */
559 <STM32_PINMUX('E', 6, AF14)>, /* LCD_G1 */
560 <STM32_PINMUX('H', 13, AF14)>, /* LCD_G2 */
561 <STM32_PINMUX('H', 14, AF14)>, /* LCD_G3 */
562 <STM32_PINMUX('H', 15, AF14)>, /* LCD_G4 */
563 <STM32_PINMUX('I', 0, AF14)>, /* LCD_G5 */
564 <STM32_PINMUX('I', 1, AF14)>, /* LCD_G6 */
565 <STM32_PINMUX('I', 2, AF14)>, /* LCD_G7 */
566 <STM32_PINMUX('D', 9, AF14)>, /* LCD_B0 */
567 <STM32_PINMUX('G', 12, AF14)>, /* LCD_B1 */
568 <STM32_PINMUX('G', 10, AF14)>, /* LCD_B2 */
569 <STM32_PINMUX('D', 10, AF14)>, /* LCD_B3 */
570 <STM32_PINMUX('I', 4, AF14)>, /* LCD_B4 */
571 <STM32_PINMUX('A', 3, AF14)>, /* LCD_B5 */
572 <STM32_PINMUX('B', 8, AF14)>, /* LCD_B6 */
573 <STM32_PINMUX('D', 8, AF14)>; /* LCD_B7 */
574 bias-disable;
575 drive-push-pull;
576 slew-rate = <1>;
577 };
578 };
579
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200580 ltdc_sleep_pins_a: ltdc-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100581 pins {
582 pinmux = <STM32_PINMUX('G', 7, ANALOG)>, /* LCD_CLK */
583 <STM32_PINMUX('I', 10, ANALOG)>, /* LCD_HSYNC */
584 <STM32_PINMUX('I', 9, ANALOG)>, /* LCD_VSYNC */
585 <STM32_PINMUX('F', 10, ANALOG)>, /* LCD_DE */
586 <STM32_PINMUX('H', 2, ANALOG)>, /* LCD_R0 */
587 <STM32_PINMUX('H', 3, ANALOG)>, /* LCD_R1 */
588 <STM32_PINMUX('H', 8, ANALOG)>, /* LCD_R2 */
589 <STM32_PINMUX('H', 9, ANALOG)>, /* LCD_R3 */
590 <STM32_PINMUX('H', 10, ANALOG)>, /* LCD_R4 */
591 <STM32_PINMUX('C', 0, ANALOG)>, /* LCD_R5 */
592 <STM32_PINMUX('H', 12, ANALOG)>, /* LCD_R6 */
593 <STM32_PINMUX('E', 15, ANALOG)>, /* LCD_R7 */
594 <STM32_PINMUX('E', 5, ANALOG)>, /* LCD_G0 */
595 <STM32_PINMUX('E', 6, ANALOG)>, /* LCD_G1 */
596 <STM32_PINMUX('H', 13, ANALOG)>, /* LCD_G2 */
597 <STM32_PINMUX('H', 14, ANALOG)>, /* LCD_G3 */
598 <STM32_PINMUX('H', 15, ANALOG)>, /* LCD_G4 */
599 <STM32_PINMUX('I', 0, ANALOG)>, /* LCD_G5 */
600 <STM32_PINMUX('I', 1, ANALOG)>, /* LCD_G6 */
601 <STM32_PINMUX('I', 2, ANALOG)>, /* LCD_G7 */
602 <STM32_PINMUX('D', 9, ANALOG)>, /* LCD_B0 */
603 <STM32_PINMUX('G', 12, ANALOG)>, /* LCD_B1 */
604 <STM32_PINMUX('G', 10, ANALOG)>, /* LCD_B2 */
605 <STM32_PINMUX('D', 10, ANALOG)>, /* LCD_B3 */
606 <STM32_PINMUX('I', 4, ANALOG)>, /* LCD_B4 */
607 <STM32_PINMUX('A', 3, ANALOG)>, /* LCD_B5 */
608 <STM32_PINMUX('B', 8, ANALOG)>, /* LCD_B6 */
609 <STM32_PINMUX('D', 8, ANALOG)>; /* LCD_B7 */
610 };
611 };
612
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200613 ltdc_pins_b: ltdc-1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100614 pins {
615 pinmux = <STM32_PINMUX('I', 14, AF14)>, /* LCD_CLK */
616 <STM32_PINMUX('I', 12, AF14)>, /* LCD_HSYNC */
617 <STM32_PINMUX('I', 13, AF14)>, /* LCD_VSYNC */
618 <STM32_PINMUX('K', 7, AF14)>, /* LCD_DE */
619 <STM32_PINMUX('I', 15, AF14)>, /* LCD_R0 */
620 <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */
621 <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */
622 <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */
623 <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */
624 <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */
625 <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */
626 <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */
627 <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */
628 <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */
629 <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */
630 <STM32_PINMUX('J', 10, AF14)>, /* LCD_G3 */
631 <STM32_PINMUX('J', 11, AF14)>, /* LCD_G4 */
632 <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */
633 <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */
634 <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */
635 <STM32_PINMUX('J', 12, AF14)>, /* LCD_B0 */
636 <STM32_PINMUX('J', 13, AF14)>, /* LCD_B1 */
637 <STM32_PINMUX('J', 14, AF14)>, /* LCD_B2 */
638 <STM32_PINMUX('J', 15, AF14)>, /* LCD_B3 */
639 <STM32_PINMUX('K', 3, AF14)>, /* LCD_B4 */
640 <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */
641 <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */
642 <STM32_PINMUX('K', 6, AF14)>; /* LCD_B7 */
643 bias-disable;
644 drive-push-pull;
645 slew-rate = <1>;
646 };
647 };
648
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200649 ltdc_sleep_pins_b: ltdc-sleep-1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100650 pins {
651 pinmux = <STM32_PINMUX('I', 14, ANALOG)>, /* LCD_CLK */
652 <STM32_PINMUX('I', 12, ANALOG)>, /* LCD_HSYNC */
653 <STM32_PINMUX('I', 13, ANALOG)>, /* LCD_VSYNC */
654 <STM32_PINMUX('K', 7, ANALOG)>, /* LCD_DE */
655 <STM32_PINMUX('I', 15, ANALOG)>, /* LCD_R0 */
656 <STM32_PINMUX('J', 0, ANALOG)>, /* LCD_R1 */
657 <STM32_PINMUX('J', 1, ANALOG)>, /* LCD_R2 */
658 <STM32_PINMUX('J', 2, ANALOG)>, /* LCD_R3 */
659 <STM32_PINMUX('J', 3, ANALOG)>, /* LCD_R4 */
660 <STM32_PINMUX('J', 4, ANALOG)>, /* LCD_R5 */
661 <STM32_PINMUX('J', 5, ANALOG)>, /* LCD_R6 */
662 <STM32_PINMUX('J', 6, ANALOG)>, /* LCD_R7 */
663 <STM32_PINMUX('J', 7, ANALOG)>, /* LCD_G0 */
664 <STM32_PINMUX('J', 8, ANALOG)>, /* LCD_G1 */
665 <STM32_PINMUX('J', 9, ANALOG)>, /* LCD_G2 */
666 <STM32_PINMUX('J', 10, ANALOG)>, /* LCD_G3 */
667 <STM32_PINMUX('J', 11, ANALOG)>, /* LCD_G4 */
668 <STM32_PINMUX('K', 0, ANALOG)>, /* LCD_G5 */
669 <STM32_PINMUX('K', 1, ANALOG)>, /* LCD_G6 */
670 <STM32_PINMUX('K', 2, ANALOG)>, /* LCD_G7 */
671 <STM32_PINMUX('J', 12, ANALOG)>, /* LCD_B0 */
672 <STM32_PINMUX('J', 13, ANALOG)>, /* LCD_B1 */
673 <STM32_PINMUX('J', 14, ANALOG)>, /* LCD_B2 */
674 <STM32_PINMUX('J', 15, ANALOG)>, /* LCD_B3 */
675 <STM32_PINMUX('K', 3, ANALOG)>, /* LCD_B4 */
676 <STM32_PINMUX('K', 4, ANALOG)>, /* LCD_B5 */
677 <STM32_PINMUX('K', 5, ANALOG)>, /* LCD_B6 */
678 <STM32_PINMUX('K', 6, ANALOG)>; /* LCD_B7 */
679 };
680 };
681
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200682 ltdc_pins_c: ltdc-2 {
683 pins1 {
684 pinmux = <STM32_PINMUX('B', 1, AF9)>, /* LTDC_R6 */
685 <STM32_PINMUX('B', 9, AF14)>, /* LTDC_B7 */
686 <STM32_PINMUX('C', 0, AF14)>, /* LTDC_R5 */
687 <STM32_PINMUX('D', 3, AF14)>, /* LTDC_G7 */
688 <STM32_PINMUX('D', 6, AF14)>, /* LTDC_B2 */
689 <STM32_PINMUX('D', 10, AF14)>, /* LTDC_B3 */
690 <STM32_PINMUX('E', 11, AF14)>, /* LTDC_G3 */
691 <STM32_PINMUX('E', 12, AF14)>, /* LTDC_B4 */
692 <STM32_PINMUX('E', 13, AF14)>, /* LTDC_DE */
693 <STM32_PINMUX('E', 15, AF14)>, /* LTDC_R7 */
694 <STM32_PINMUX('H', 4, AF9)>, /* LTDC_G5 */
695 <STM32_PINMUX('H', 8, AF14)>, /* LTDC_R2 */
696 <STM32_PINMUX('H', 9, AF14)>, /* LTDC_R3 */
697 <STM32_PINMUX('H', 10, AF14)>, /* LTDC_R4 */
698 <STM32_PINMUX('H', 13, AF14)>, /* LTDC_G2 */
699 <STM32_PINMUX('H', 15, AF14)>, /* LTDC_G4 */
700 <STM32_PINMUX('I', 1, AF14)>, /* LTDC_G6 */
701 <STM32_PINMUX('I', 5, AF14)>, /* LTDC_B5 */
702 <STM32_PINMUX('I', 6, AF14)>, /* LTDC_B6 */
703 <STM32_PINMUX('I', 9, AF14)>, /* LTDC_VSYNC */
704 <STM32_PINMUX('I', 10, AF14)>; /* LTDC_HSYNC */
705 bias-disable;
706 drive-push-pull;
707 slew-rate = <0>;
708 };
709 pins2 {
710 pinmux = <STM32_PINMUX('E', 14, AF14)>; /* LTDC_CLK */
711 bias-disable;
712 drive-push-pull;
713 slew-rate = <1>;
714 };
715 };
716
717 ltdc_sleep_pins_c: ltdc-sleep-2 {
718 pins1 {
719 pinmux = <STM32_PINMUX('B', 1, ANALOG)>, /* LTDC_R6 */
720 <STM32_PINMUX('B', 9, ANALOG)>, /* LTDC_B7 */
721 <STM32_PINMUX('C', 0, ANALOG)>, /* LTDC_R5 */
722 <STM32_PINMUX('D', 3, ANALOG)>, /* LTDC_G7 */
723 <STM32_PINMUX('D', 6, ANALOG)>, /* LTDC_B2 */
724 <STM32_PINMUX('D', 10, ANALOG)>, /* LTDC_B3 */
725 <STM32_PINMUX('E', 11, ANALOG)>, /* LTDC_G3 */
726 <STM32_PINMUX('E', 12, ANALOG)>, /* LTDC_B4 */
727 <STM32_PINMUX('E', 13, ANALOG)>, /* LTDC_DE */
728 <STM32_PINMUX('E', 15, ANALOG)>, /* LTDC_R7 */
729 <STM32_PINMUX('H', 4, ANALOG)>, /* LTDC_G5 */
730 <STM32_PINMUX('H', 8, ANALOG)>, /* LTDC_R2 */
731 <STM32_PINMUX('H', 9, ANALOG)>, /* LTDC_R3 */
732 <STM32_PINMUX('H', 10, ANALOG)>, /* LTDC_R4 */
733 <STM32_PINMUX('H', 13, ANALOG)>, /* LTDC_G2 */
734 <STM32_PINMUX('H', 15, ANALOG)>, /* LTDC_G4 */
735 <STM32_PINMUX('I', 1, ANALOG)>, /* LTDC_G6 */
736 <STM32_PINMUX('I', 5, ANALOG)>, /* LTDC_B5 */
737 <STM32_PINMUX('I', 6, ANALOG)>, /* LTDC_B6 */
738 <STM32_PINMUX('I', 9, ANALOG)>, /* LTDC_VSYNC */
739 <STM32_PINMUX('I', 10, ANALOG)>, /* LTDC_HSYNC */
740 <STM32_PINMUX('E', 14, ANALOG)>; /* LTDC_CLK */
741 };
742 };
743
744 ltdc_pins_d: ltdc-3 {
745 pins1 {
746 pinmux = <STM32_PINMUX('G', 7, AF14)>; /* LCD_CLK */
747 bias-disable;
748 drive-push-pull;
749 slew-rate = <3>;
750 };
751 pins2 {
752 pinmux = <STM32_PINMUX('I', 10, AF14)>, /* LCD_HSYNC */
753 <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */
754 <STM32_PINMUX('E', 13, AF14)>, /* LCD_DE */
755 <STM32_PINMUX('G', 13, AF14)>, /* LCD_R0 */
756 <STM32_PINMUX('H', 3, AF14)>, /* LCD_R1 */
757 <STM32_PINMUX('H', 8, AF14)>, /* LCD_R2 */
758 <STM32_PINMUX('H', 9, AF14)>, /* LCD_R3 */
759 <STM32_PINMUX('A', 5, AF14)>, /* LCD_R4 */
760 <STM32_PINMUX('H', 11, AF14)>, /* LCD_R5 */
761 <STM32_PINMUX('H', 12, AF14)>, /* LCD_R6 */
762 <STM32_PINMUX('E', 15, AF14)>, /* LCD_R7 */
763 <STM32_PINMUX('E', 5, AF14)>, /* LCD_G0 */
764 <STM32_PINMUX('B', 0, AF14)>, /* LCD_G1 */
765 <STM32_PINMUX('H', 13, AF14)>, /* LCD_G2 */
766 <STM32_PINMUX('E', 11, AF14)>, /* LCD_G3 */
767 <STM32_PINMUX('H', 15, AF14)>, /* LCD_G4 */
768 <STM32_PINMUX('H', 4, AF9)>, /* LCD_G5 */
769 <STM32_PINMUX('I', 11, AF9)>, /* LCD_G6 */
770 <STM32_PINMUX('G', 8, AF14)>, /* LCD_G7 */
771 <STM32_PINMUX('D', 9, AF14)>, /* LCD_B0 */
772 <STM32_PINMUX('G', 12, AF14)>, /* LCD_B1 */
773 <STM32_PINMUX('G', 10, AF14)>, /* LCD_B2 */
774 <STM32_PINMUX('D', 10, AF14)>, /* LCD_B3 */
775 <STM32_PINMUX('E', 12, AF14)>, /* LCD_B4 */
776 <STM32_PINMUX('A', 3, AF14)>, /* LCD_B5 */
777 <STM32_PINMUX('B', 8, AF14)>, /* LCD_B6 */
778 <STM32_PINMUX('I', 7, AF14)>; /* LCD_B7 */
779 bias-disable;
780 drive-push-pull;
781 slew-rate = <2>;
782 };
783 };
784
785 ltdc_sleep_pins_d: ltdc-sleep-3 {
786 pins {
787 pinmux = <STM32_PINMUX('G', 7, ANALOG)>, /* LCD_CLK */
788 <STM32_PINMUX('I', 10, ANALOG)>, /* LCD_HSYNC */
789 <STM32_PINMUX('I', 9, ANALOG)>, /* LCD_VSYNC */
790 <STM32_PINMUX('E', 13, ANALOG)>, /* LCD_DE */
791 <STM32_PINMUX('G', 13, ANALOG)>, /* LCD_R0 */
792 <STM32_PINMUX('H', 3, ANALOG)>, /* LCD_R1 */
793 <STM32_PINMUX('H', 8, ANALOG)>, /* LCD_R2 */
794 <STM32_PINMUX('H', 9, ANALOG)>, /* LCD_R3 */
795 <STM32_PINMUX('A', 5, ANALOG)>, /* LCD_R4 */
796 <STM32_PINMUX('H', 11, ANALOG)>, /* LCD_R5 */
797 <STM32_PINMUX('H', 12, ANALOG)>, /* LCD_R6 */
798 <STM32_PINMUX('E', 15, ANALOG)>, /* LCD_R7 */
799 <STM32_PINMUX('E', 5, ANALOG)>, /* LCD_G0 */
800 <STM32_PINMUX('B', 0, ANALOG)>, /* LCD_G1 */
801 <STM32_PINMUX('H', 13, ANALOG)>, /* LCD_G2 */
802 <STM32_PINMUX('E', 11, ANALOG)>, /* LCD_G3 */
803 <STM32_PINMUX('H', 15, ANALOG)>, /* LCD_G4 */
804 <STM32_PINMUX('H', 4, ANALOG)>, /* LCD_G5 */
805 <STM32_PINMUX('I', 11, ANALOG)>, /* LCD_G6 */
806 <STM32_PINMUX('G', 8, ANALOG)>, /* LCD_G7 */
807 <STM32_PINMUX('D', 9, ANALOG)>, /* LCD_B0 */
808 <STM32_PINMUX('G', 12, ANALOG)>, /* LCD_B1 */
809 <STM32_PINMUX('G', 10, ANALOG)>, /* LCD_B2 */
810 <STM32_PINMUX('D', 10, ANALOG)>, /* LCD_B3 */
811 <STM32_PINMUX('E', 12, ANALOG)>, /* LCD_B4 */
812 <STM32_PINMUX('A', 3, ANALOG)>, /* LCD_B5 */
813 <STM32_PINMUX('B', 8, ANALOG)>, /* LCD_B6 */
814 <STM32_PINMUX('I', 7, ANALOG)>; /* LCD_B7 */
815 };
816 };
817
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100818 m_can1_pins_a: m-can1-0 {
819 pins1 {
820 pinmux = <STM32_PINMUX('H', 13, AF9)>; /* CAN1_TX */
821 slew-rate = <1>;
822 drive-push-pull;
823 bias-disable;
824 };
825 pins2 {
826 pinmux = <STM32_PINMUX('I', 9, AF9)>; /* CAN1_RX */
827 bias-disable;
828 };
829 };
830
831 m_can1_sleep_pins_a: m_can1-sleep-0 {
832 pins {
833 pinmux = <STM32_PINMUX('H', 13, ANALOG)>, /* CAN1_TX */
834 <STM32_PINMUX('I', 9, ANALOG)>; /* CAN1_RX */
835 };
836 };
837
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200838 m_can1_pins_b: m-can1-1 {
839 pins1 {
840 pinmux = <STM32_PINMUX('A', 12, AF9)>; /* CAN1_TX */
841 slew-rate = <1>;
842 drive-push-pull;
843 bias-disable;
844 };
845 pins2 {
846 pinmux = <STM32_PINMUX('A', 11, AF9)>; /* CAN1_RX */
847 bias-disable;
848 };
849 };
850
851 m_can1_sleep_pins_b: m_can1-sleep-1 {
852 pins {
853 pinmux = <STM32_PINMUX('A', 12, ANALOG)>, /* CAN1_TX */
854 <STM32_PINMUX('A', 11, ANALOG)>; /* CAN1_RX */
855 };
856 };
857
858 m_can2_pins_a: m-can2-0 {
859 pins1 {
860 pinmux = <STM32_PINMUX('B', 13, AF9)>; /* CAN2_TX */
861 slew-rate = <1>;
862 drive-push-pull;
863 bias-disable;
864 };
865 pins2 {
866 pinmux = <STM32_PINMUX('B', 5, AF9)>; /* CAN2_RX */
867 bias-disable;
868 };
869 };
870
871 m_can2_sleep_pins_a: m_can2-sleep-0 {
872 pins {
873 pinmux = <STM32_PINMUX('B', 13, ANALOG)>, /* CAN2_TX */
874 <STM32_PINMUX('B', 5, ANALOG)>; /* CAN2_RX */
875 };
876 };
877
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100878 pwm1_pins_a: pwm1-0 {
879 pins {
880 pinmux = <STM32_PINMUX('E', 9, AF1)>, /* TIM1_CH1 */
881 <STM32_PINMUX('E', 11, AF1)>, /* TIM1_CH2 */
882 <STM32_PINMUX('E', 14, AF1)>; /* TIM1_CH4 */
883 bias-pull-down;
884 drive-push-pull;
885 slew-rate = <0>;
886 };
887 };
888
889 pwm1_sleep_pins_a: pwm1-sleep-0 {
890 pins {
891 pinmux = <STM32_PINMUX('E', 9, ANALOG)>, /* TIM1_CH1 */
892 <STM32_PINMUX('E', 11, ANALOG)>, /* TIM1_CH2 */
893 <STM32_PINMUX('E', 14, ANALOG)>; /* TIM1_CH4 */
894 };
895 };
896
897 pwm2_pins_a: pwm2-0 {
898 pins {
899 pinmux = <STM32_PINMUX('A', 3, AF1)>; /* TIM2_CH4 */
900 bias-pull-down;
901 drive-push-pull;
902 slew-rate = <0>;
903 };
904 };
905
906 pwm2_sleep_pins_a: pwm2-sleep-0 {
907 pins {
908 pinmux = <STM32_PINMUX('A', 3, ANALOG)>; /* TIM2_CH4 */
909 };
910 };
911
912 pwm3_pins_a: pwm3-0 {
913 pins {
914 pinmux = <STM32_PINMUX('C', 7, AF2)>; /* TIM3_CH2 */
915 bias-pull-down;
916 drive-push-pull;
917 slew-rate = <0>;
918 };
919 };
920
921 pwm3_sleep_pins_a: pwm3-sleep-0 {
922 pins {
923 pinmux = <STM32_PINMUX('C', 7, ANALOG)>; /* TIM3_CH2 */
924 };
925 };
926
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200927 pwm3_pins_b: pwm3-1 {
928 pins {
929 pinmux = <STM32_PINMUX('B', 5, AF2)>; /* TIM3_CH2 */
930 bias-disable;
931 drive-push-pull;
932 slew-rate = <0>;
933 };
934 };
935
936 pwm3_sleep_pins_b: pwm3-sleep-1 {
937 pins {
938 pinmux = <STM32_PINMUX('B', 5, ANALOG)>; /* TIM3_CH2 */
939 };
940 };
941
Patrick Delaunay48c5e902020-03-06 17:54:41 +0100942 pwm4_pins_a: pwm4-0 {
943 pins {
944 pinmux = <STM32_PINMUX('D', 14, AF2)>, /* TIM4_CH3 */
945 <STM32_PINMUX('D', 15, AF2)>; /* TIM4_CH4 */
946 bias-pull-down;
947 drive-push-pull;
948 slew-rate = <0>;
949 };
950 };
951
952 pwm4_sleep_pins_a: pwm4-sleep-0 {
953 pins {
954 pinmux = <STM32_PINMUX('D', 14, ANALOG)>, /* TIM4_CH3 */
955 <STM32_PINMUX('D', 15, ANALOG)>; /* TIM4_CH4 */
956 };
957 };
958
959 pwm4_pins_b: pwm4-1 {
960 pins {
961 pinmux = <STM32_PINMUX('D', 13, AF2)>; /* TIM4_CH2 */
962 bias-pull-down;
963 drive-push-pull;
964 slew-rate = <0>;
965 };
966 };
967
968 pwm4_sleep_pins_b: pwm4-sleep-1 {
969 pins {
970 pinmux = <STM32_PINMUX('D', 13, ANALOG)>; /* TIM4_CH2 */
971 };
972 };
973
974 pwm5_pins_a: pwm5-0 {
975 pins {
976 pinmux = <STM32_PINMUX('H', 11, AF2)>; /* TIM5_CH2 */
977 bias-pull-down;
978 drive-push-pull;
979 slew-rate = <0>;
980 };
981 };
982
983 pwm5_sleep_pins_a: pwm5-sleep-0 {
984 pins {
985 pinmux = <STM32_PINMUX('H', 11, ANALOG)>; /* TIM5_CH2 */
986 };
987 };
988
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +0200989 pwm5_pins_b: pwm5-1 {
990 pins {
991 pinmux = <STM32_PINMUX('H', 11, AF2)>, /* TIM5_CH2 */
992 <STM32_PINMUX('H', 12, AF2)>, /* TIM5_CH3 */
993 <STM32_PINMUX('I', 0, AF2)>; /* TIM5_CH4 */
994 bias-disable;
995 drive-push-pull;
996 slew-rate = <0>;
997 };
998 };
999
1000 pwm5_sleep_pins_b: pwm5-sleep-1 {
1001 pins {
1002 pinmux = <STM32_PINMUX('H', 11, ANALOG)>, /* TIM5_CH2 */
1003 <STM32_PINMUX('H', 12, ANALOG)>, /* TIM5_CH3 */
1004 <STM32_PINMUX('I', 0, ANALOG)>; /* TIM5_CH4 */
1005 };
1006 };
1007
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001008 pwm8_pins_a: pwm8-0 {
1009 pins {
1010 pinmux = <STM32_PINMUX('I', 2, AF3)>; /* TIM8_CH4 */
1011 bias-pull-down;
1012 drive-push-pull;
1013 slew-rate = <0>;
1014 };
1015 };
1016
1017 pwm8_sleep_pins_a: pwm8-sleep-0 {
1018 pins {
1019 pinmux = <STM32_PINMUX('I', 2, ANALOG)>; /* TIM8_CH4 */
1020 };
1021 };
1022
1023 pwm12_pins_a: pwm12-0 {
1024 pins {
1025 pinmux = <STM32_PINMUX('H', 6, AF2)>; /* TIM12_CH1 */
1026 bias-pull-down;
1027 drive-push-pull;
1028 slew-rate = <0>;
1029 };
1030 };
1031
1032 pwm12_sleep_pins_a: pwm12-sleep-0 {
1033 pins {
1034 pinmux = <STM32_PINMUX('H', 6, ANALOG)>; /* TIM12_CH1 */
1035 };
1036 };
1037
1038 qspi_clk_pins_a: qspi-clk-0 {
1039 pins {
1040 pinmux = <STM32_PINMUX('F', 10, AF9)>; /* QSPI_CLK */
1041 bias-disable;
1042 drive-push-pull;
1043 slew-rate = <3>;
1044 };
1045 };
1046
1047 qspi_clk_sleep_pins_a: qspi-clk-sleep-0 {
1048 pins {
1049 pinmux = <STM32_PINMUX('F', 10, ANALOG)>; /* QSPI_CLK */
1050 };
1051 };
1052
1053 qspi_bk1_pins_a: qspi-bk1-0 {
1054 pins1 {
1055 pinmux = <STM32_PINMUX('F', 8, AF10)>, /* QSPI_BK1_IO0 */
1056 <STM32_PINMUX('F', 9, AF10)>, /* QSPI_BK1_IO1 */
1057 <STM32_PINMUX('F', 7, AF9)>, /* QSPI_BK1_IO2 */
1058 <STM32_PINMUX('F', 6, AF9)>; /* QSPI_BK1_IO3 */
1059 bias-disable;
1060 drive-push-pull;
1061 slew-rate = <1>;
1062 };
1063 pins2 {
1064 pinmux = <STM32_PINMUX('B', 6, AF10)>; /* QSPI_BK1_NCS */
1065 bias-pull-up;
1066 drive-push-pull;
1067 slew-rate = <1>;
1068 };
1069 };
1070
1071 qspi_bk1_sleep_pins_a: qspi-bk1-sleep-0 {
1072 pins {
1073 pinmux = <STM32_PINMUX('F', 8, ANALOG)>, /* QSPI_BK1_IO0 */
1074 <STM32_PINMUX('F', 9, ANALOG)>, /* QSPI_BK1_IO1 */
1075 <STM32_PINMUX('F', 7, ANALOG)>, /* QSPI_BK1_IO2 */
1076 <STM32_PINMUX('F', 6, ANALOG)>, /* QSPI_BK1_IO3 */
1077 <STM32_PINMUX('B', 6, ANALOG)>; /* QSPI_BK1_NCS */
1078 };
1079 };
1080
1081 qspi_bk2_pins_a: qspi-bk2-0 {
1082 pins1 {
1083 pinmux = <STM32_PINMUX('H', 2, AF9)>, /* QSPI_BK2_IO0 */
1084 <STM32_PINMUX('H', 3, AF9)>, /* QSPI_BK2_IO1 */
1085 <STM32_PINMUX('G', 10, AF11)>, /* QSPI_BK2_IO2 */
1086 <STM32_PINMUX('G', 7, AF11)>; /* QSPI_BK2_IO3 */
1087 bias-disable;
1088 drive-push-pull;
1089 slew-rate = <1>;
1090 };
1091 pins2 {
1092 pinmux = <STM32_PINMUX('C', 0, AF10)>; /* QSPI_BK2_NCS */
1093 bias-pull-up;
1094 drive-push-pull;
1095 slew-rate = <1>;
1096 };
1097 };
1098
1099 qspi_bk2_sleep_pins_a: qspi-bk2-sleep-0 {
1100 pins {
1101 pinmux = <STM32_PINMUX('H', 2, ANALOG)>, /* QSPI_BK2_IO0 */
1102 <STM32_PINMUX('H', 3, ANALOG)>, /* QSPI_BK2_IO1 */
1103 <STM32_PINMUX('G', 10, ANALOG)>, /* QSPI_BK2_IO2 */
1104 <STM32_PINMUX('G', 7, ANALOG)>, /* QSPI_BK2_IO3 */
1105 <STM32_PINMUX('C', 0, ANALOG)>; /* QSPI_BK2_NCS */
1106 };
1107 };
1108
1109 sai2a_pins_a: sai2a-0 {
1110 pins {
1111 pinmux = <STM32_PINMUX('I', 5, AF10)>, /* SAI2_SCK_A */
1112 <STM32_PINMUX('I', 6, AF10)>, /* SAI2_SD_A */
1113 <STM32_PINMUX('I', 7, AF10)>, /* SAI2_FS_A */
1114 <STM32_PINMUX('E', 0, AF10)>; /* SAI2_MCLK_A */
1115 slew-rate = <0>;
1116 drive-push-pull;
1117 bias-disable;
1118 };
1119 };
1120
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001121 sai2a_sleep_pins_a: sai2a-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001122 pins {
1123 pinmux = <STM32_PINMUX('I', 5, ANALOG)>, /* SAI2_SCK_A */
1124 <STM32_PINMUX('I', 6, ANALOG)>, /* SAI2_SD_A */
1125 <STM32_PINMUX('I', 7, ANALOG)>, /* SAI2_FS_A */
1126 <STM32_PINMUX('E', 0, ANALOG)>; /* SAI2_MCLK_A */
1127 };
1128 };
1129
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001130 sai2a_pins_b: sai2a-1 {
Patrick Delaunaydf0d20a2020-04-30 15:52:46 +02001131 pins1 {
1132 pinmux = <STM32_PINMUX('I', 6, AF10)>, /* SAI2_SD_A */
1133 <STM32_PINMUX('I', 7, AF10)>, /* SAI2_FS_A */
1134 <STM32_PINMUX('D', 13, AF10)>; /* SAI2_SCK_A */
1135 slew-rate = <0>;
1136 drive-push-pull;
1137 bias-disable;
1138 };
1139 };
1140
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001141 sai2a_sleep_pins_b: sai2a-sleep-1 {
Patrick Delaunaydf0d20a2020-04-30 15:52:46 +02001142 pins {
1143 pinmux = <STM32_PINMUX('I', 6, ANALOG)>, /* SAI2_SD_A */
1144 <STM32_PINMUX('I', 7, ANALOG)>, /* SAI2_FS_A */
1145 <STM32_PINMUX('D', 13, ANALOG)>; /* SAI2_SCK_A */
1146 };
1147 };
1148
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001149 sai2a_pins_c: sai2a-4 {
1150 pins {
1151 pinmux = <STM32_PINMUX('D', 13, AF10)>, /* SAI2_SCK_A */
1152 <STM32_PINMUX('D', 11, AF10)>, /* SAI2_SD_A */
1153 <STM32_PINMUX('D', 12, AF10)>; /* SAI2_FS_A */
1154 slew-rate = <0>;
1155 drive-push-pull;
1156 bias-disable;
1157 };
1158 };
1159
1160 sai2a_sleep_pins_c: sai2a-5 {
1161 pins {
1162 pinmux = <STM32_PINMUX('D', 13, ANALOG)>, /* SAI2_SCK_A */
1163 <STM32_PINMUX('D', 11, ANALOG)>, /* SAI2_SD_A */
1164 <STM32_PINMUX('D', 12, ANALOG)>; /* SAI2_FS_A */
1165 };
1166 };
1167
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001168 sai2b_pins_a: sai2b-0 {
1169 pins1 {
1170 pinmux = <STM32_PINMUX('E', 12, AF10)>, /* SAI2_SCK_B */
1171 <STM32_PINMUX('E', 13, AF10)>, /* SAI2_FS_B */
1172 <STM32_PINMUX('E', 14, AF10)>; /* SAI2_MCLK_B */
1173 slew-rate = <0>;
1174 drive-push-pull;
1175 bias-disable;
1176 };
1177 pins2 {
1178 pinmux = <STM32_PINMUX('F', 11, AF10)>; /* SAI2_SD_B */
1179 bias-disable;
1180 };
1181 };
1182
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001183 sai2b_sleep_pins_a: sai2b-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001184 pins {
1185 pinmux = <STM32_PINMUX('F', 11, ANALOG)>, /* SAI2_SD_B */
1186 <STM32_PINMUX('E', 12, ANALOG)>, /* SAI2_SCK_B */
1187 <STM32_PINMUX('E', 13, ANALOG)>, /* SAI2_FS_B */
1188 <STM32_PINMUX('E', 14, ANALOG)>; /* SAI2_MCLK_B */
1189 };
1190 };
1191
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001192 sai2b_pins_b: sai2b-1 {
1193 pins {
1194 pinmux = <STM32_PINMUX('F', 11, AF10)>; /* SAI2_SD_B */
1195 bias-disable;
1196 };
1197 };
1198
1199 sai2b_sleep_pins_b: sai2b-sleep-1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001200 pins {
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001201 pinmux = <STM32_PINMUX('F', 11, ANALOG)>; /* SAI2_SD_B */
1202 };
1203 };
1204
1205 sai2b_pins_c: sai2a-4 {
1206 pins1 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001207 pinmux = <STM32_PINMUX('F', 11, AF10)>; /* SAI2_SD_B */
1208 bias-disable;
1209 };
1210 };
1211
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001212 sai2b_sleep_pins_c: sai2a-sleep-5 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001213 pins {
1214 pinmux = <STM32_PINMUX('F', 11, ANALOG)>; /* SAI2_SD_B */
1215 };
1216 };
1217
1218 sai4a_pins_a: sai4a-0 {
1219 pins {
1220 pinmux = <STM32_PINMUX('B', 5, AF10)>; /* SAI4_SD_A */
1221 slew-rate = <0>;
1222 drive-push-pull;
1223 bias-disable;
1224 };
1225 };
1226
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001227 sai4a_sleep_pins_a: sai4a-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001228 pins {
1229 pinmux = <STM32_PINMUX('B', 5, ANALOG)>; /* SAI4_SD_A */
1230 };
1231 };
1232
1233 sdmmc1_b4_pins_a: sdmmc1-b4-0 {
1234 pins1 {
1235 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
1236 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
1237 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
1238 <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1_D3 */
1239 <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
1240 slew-rate = <1>;
1241 drive-push-pull;
1242 bias-disable;
1243 };
1244 pins2 {
1245 pinmux = <STM32_PINMUX('C', 12, AF12)>; /* SDMMC1_CK */
1246 slew-rate = <2>;
1247 drive-push-pull;
1248 bias-disable;
1249 };
1250 };
1251
1252 sdmmc1_b4_od_pins_a: sdmmc1-b4-od-0 {
1253 pins1 {
1254 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
1255 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
1256 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
1257 <STM32_PINMUX('C', 11, AF12)>; /* SDMMC1_D3 */
1258 slew-rate = <1>;
1259 drive-push-pull;
1260 bias-disable;
1261 };
1262 pins2 {
1263 pinmux = <STM32_PINMUX('C', 12, AF12)>; /* SDMMC1_CK */
1264 slew-rate = <2>;
1265 drive-push-pull;
1266 bias-disable;
1267 };
1268 pins3 {
1269 pinmux = <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
1270 slew-rate = <1>;
1271 drive-open-drain;
1272 bias-disable;
1273 };
1274 };
1275
Patrick Delaunaye48a0d42021-06-29 12:01:07 +02001276 sdmmc1_b4_init_pins_a: sdmmc1-b4-init-0 {
1277 pins1 {
1278 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
1279 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
1280 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
1281 <STM32_PINMUX('C', 11, AF12)>; /* SDMMC1_D3 */
1282 slew-rate = <1>;
1283 drive-push-pull;
1284 bias-disable;
1285 };
1286 };
1287
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001288 sdmmc1_b4_sleep_pins_a: sdmmc1-b4-sleep-0 {
1289 pins {
1290 pinmux = <STM32_PINMUX('C', 8, ANALOG)>, /* SDMMC1_D0 */
1291 <STM32_PINMUX('C', 9, ANALOG)>, /* SDMMC1_D1 */
1292 <STM32_PINMUX('C', 10, ANALOG)>, /* SDMMC1_D2 */
1293 <STM32_PINMUX('C', 11, ANALOG)>, /* SDMMC1_D3 */
1294 <STM32_PINMUX('C', 12, ANALOG)>, /* SDMMC1_CK */
1295 <STM32_PINMUX('D', 2, ANALOG)>; /* SDMMC1_CMD */
1296 };
1297 };
1298
1299 sdmmc1_dir_pins_a: sdmmc1-dir-0 {
1300 pins1 {
1301 pinmux = <STM32_PINMUX('F', 2, AF11)>, /* SDMMC1_D0DIR */
1302 <STM32_PINMUX('C', 7, AF8)>, /* SDMMC1_D123DIR */
1303 <STM32_PINMUX('B', 9, AF11)>; /* SDMMC1_CDIR */
1304 slew-rate = <1>;
1305 drive-push-pull;
1306 bias-pull-up;
1307 };
1308 pins2{
1309 pinmux = <STM32_PINMUX('E', 4, AF8)>; /* SDMMC1_CKIN */
1310 bias-pull-up;
1311 };
1312 };
1313
Patrick Delaunaye48a0d42021-06-29 12:01:07 +02001314 sdmmc1_dir_init_pins_a: sdmmc1-dir-init-0 {
1315 pins1 {
1316 pinmux = <STM32_PINMUX('F', 2, AF11)>, /* SDMMC1_D0DIR */
1317 <STM32_PINMUX('C', 7, AF8)>, /* SDMMC1_D123DIR */
1318 <STM32_PINMUX('B', 9, AF11)>; /* SDMMC1_CDIR */
1319 slew-rate = <1>;
1320 drive-push-pull;
1321 bias-pull-up;
1322 };
1323 };
1324
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001325 sdmmc1_dir_sleep_pins_a: sdmmc1-dir-sleep-0 {
1326 pins {
1327 pinmux = <STM32_PINMUX('F', 2, ANALOG)>, /* SDMMC1_D0DIR */
1328 <STM32_PINMUX('C', 7, ANALOG)>, /* SDMMC1_D123DIR */
1329 <STM32_PINMUX('B', 9, ANALOG)>, /* SDMMC1_CDIR */
1330 <STM32_PINMUX('E', 4, ANALOG)>; /* SDMMC1_CKIN */
1331 };
1332 };
1333
Patrick Delaunay8aee15d2020-04-21 12:27:35 +02001334 sdmmc1_dir_pins_b: sdmmc1-dir-1 {
1335 pins1 {
1336 pinmux = <STM32_PINMUX('F', 2, AF11)>, /* SDMMC1_D0DIR */
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001337 <STM32_PINMUX('E', 14, AF11)>, /* SDMMC1_D123DIR */
Patrick Delaunay8aee15d2020-04-21 12:27:35 +02001338 <STM32_PINMUX('B', 9, AF11)>; /* SDMMC1_CDIR */
1339 slew-rate = <1>;
1340 drive-push-pull;
1341 bias-pull-up;
1342 };
1343 pins2{
1344 pinmux = <STM32_PINMUX('E', 4, AF8)>; /* SDMMC1_CKIN */
1345 bias-pull-up;
1346 };
1347 };
1348
1349 sdmmc1_dir_sleep_pins_b: sdmmc1-dir-sleep-1 {
1350 pins {
1351 pinmux = <STM32_PINMUX('F', 2, ANALOG)>, /* SDMMC1_D0DIR */
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001352 <STM32_PINMUX('E', 14, ANALOG)>, /* SDMMC1_D123DIR */
1353 <STM32_PINMUX('B', 9, ANALOG)>, /* SDMMC1_CDIR */
1354 <STM32_PINMUX('E', 4, ANALOG)>; /* SDMMC1_CKIN */
Patrick Delaunay8aee15d2020-04-21 12:27:35 +02001355 };
1356 };
1357
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001358 sdmmc2_b4_pins_a: sdmmc2-b4-0 {
1359 pins1 {
1360 pinmux = <STM32_PINMUX('B', 14, AF9)>, /* SDMMC2_D0 */
1361 <STM32_PINMUX('B', 15, AF9)>, /* SDMMC2_D1 */
1362 <STM32_PINMUX('B', 3, AF9)>, /* SDMMC2_D2 */
1363 <STM32_PINMUX('B', 4, AF9)>, /* SDMMC2_D3 */
1364 <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
1365 slew-rate = <1>;
1366 drive-push-pull;
1367 bias-pull-up;
1368 };
1369 pins2 {
1370 pinmux = <STM32_PINMUX('E', 3, AF9)>; /* SDMMC2_CK */
1371 slew-rate = <2>;
1372 drive-push-pull;
1373 bias-pull-up;
1374 };
1375 };
1376
1377 sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 {
1378 pins1 {
1379 pinmux = <STM32_PINMUX('B', 14, AF9)>, /* SDMMC2_D0 */
1380 <STM32_PINMUX('B', 15, AF9)>, /* SDMMC2_D1 */
1381 <STM32_PINMUX('B', 3, AF9)>, /* SDMMC2_D2 */
1382 <STM32_PINMUX('B', 4, AF9)>; /* SDMMC2_D3 */
1383 slew-rate = <1>;
1384 drive-push-pull;
1385 bias-pull-up;
1386 };
1387 pins2 {
1388 pinmux = <STM32_PINMUX('E', 3, AF9)>; /* SDMMC2_CK */
1389 slew-rate = <2>;
1390 drive-push-pull;
1391 bias-pull-up;
1392 };
1393 pins3 {
1394 pinmux = <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
1395 slew-rate = <1>;
1396 drive-open-drain;
1397 bias-pull-up;
1398 };
1399 };
1400
1401 sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 {
1402 pins {
1403 pinmux = <STM32_PINMUX('B', 14, ANALOG)>, /* SDMMC2_D0 */
1404 <STM32_PINMUX('B', 15, ANALOG)>, /* SDMMC2_D1 */
1405 <STM32_PINMUX('B', 3, ANALOG)>, /* SDMMC2_D2 */
1406 <STM32_PINMUX('B', 4, ANALOG)>, /* SDMMC2_D3 */
1407 <STM32_PINMUX('E', 3, ANALOG)>, /* SDMMC2_CK */
1408 <STM32_PINMUX('G', 6, ANALOG)>; /* SDMMC2_CMD */
1409 };
1410 };
1411
1412 sdmmc2_b4_pins_b: sdmmc2-b4-1 {
1413 pins1 {
1414 pinmux = <STM32_PINMUX('B', 14, AF9)>, /* SDMMC2_D0 */
1415 <STM32_PINMUX('B', 15, AF9)>, /* SDMMC2_D1 */
1416 <STM32_PINMUX('B', 3, AF9)>, /* SDMMC2_D2 */
1417 <STM32_PINMUX('B', 4, AF9)>, /* SDMMC2_D3 */
1418 <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
1419 slew-rate = <1>;
1420 drive-push-pull;
1421 bias-disable;
1422 };
1423 pins2 {
1424 pinmux = <STM32_PINMUX('E', 3, AF9)>; /* SDMMC2_CK */
1425 slew-rate = <2>;
1426 drive-push-pull;
1427 bias-disable;
1428 };
1429 };
1430
1431 sdmmc2_b4_od_pins_b: sdmmc2-b4-od-1 {
1432 pins1 {
1433 pinmux = <STM32_PINMUX('B', 14, AF9)>, /* SDMMC2_D0 */
1434 <STM32_PINMUX('B', 15, AF9)>, /* SDMMC2_D1 */
1435 <STM32_PINMUX('B', 3, AF9)>, /* SDMMC2_D2 */
1436 <STM32_PINMUX('B', 4, AF9)>; /* SDMMC2_D3 */
1437 slew-rate = <1>;
1438 drive-push-pull;
1439 bias-disable;
1440 };
1441 pins2 {
1442 pinmux = <STM32_PINMUX('E', 3, AF9)>; /* SDMMC2_CK */
1443 slew-rate = <2>;
1444 drive-push-pull;
1445 bias-disable;
1446 };
1447 pins3 {
1448 pinmux = <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
1449 slew-rate = <1>;
1450 drive-open-drain;
1451 bias-disable;
1452 };
1453 };
1454
1455 sdmmc2_d47_pins_a: sdmmc2-d47-0 {
1456 pins {
1457 pinmux = <STM32_PINMUX('A', 8, AF9)>, /* SDMMC2_D4 */
1458 <STM32_PINMUX('A', 9, AF10)>, /* SDMMC2_D5 */
1459 <STM32_PINMUX('E', 5, AF9)>, /* SDMMC2_D6 */
1460 <STM32_PINMUX('D', 3, AF9)>; /* SDMMC2_D7 */
1461 slew-rate = <1>;
1462 drive-push-pull;
1463 bias-pull-up;
1464 };
1465 };
1466
1467 sdmmc2_d47_sleep_pins_a: sdmmc2-d47-sleep-0 {
1468 pins {
1469 pinmux = <STM32_PINMUX('A', 8, ANALOG)>, /* SDMMC2_D4 */
1470 <STM32_PINMUX('A', 9, ANALOG)>, /* SDMMC2_D5 */
1471 <STM32_PINMUX('E', 5, ANALOG)>, /* SDMMC2_D6 */
1472 <STM32_PINMUX('D', 3, ANALOG)>; /* SDMMC2_D7 */
1473 };
1474 };
1475
Patrick Delaunay8aee15d2020-04-21 12:27:35 +02001476 sdmmc2_d47_pins_b: sdmmc2-d47-1 {
1477 pins {
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001478 pinmux = <STM32_PINMUX('A', 8, AF9)>, /* SDMMC2_D4 */
1479 <STM32_PINMUX('A', 9, AF10)>, /* SDMMC2_D5 */
1480 <STM32_PINMUX('C', 6, AF10)>, /* SDMMC2_D6 */
1481 <STM32_PINMUX('C', 7, AF10)>; /* SDMMC2_D7 */
1482 slew-rate = <1>;
1483 drive-push-pull;
1484 bias-disable;
1485 };
1486 };
1487
1488 sdmmc2_d47_sleep_pins_b: sdmmc2-d47-sleep-1 {
1489 pins {
1490 pinmux = <STM32_PINMUX('A', 8, ANALOG)>, /* SDMMC2_D4 */
1491 <STM32_PINMUX('A', 9, ANALOG)>, /* SDMMC2_D5 */
1492 <STM32_PINMUX('C', 6, ANALOG)>, /* SDMMC2_D6 */
1493 <STM32_PINMUX('C', 7, ANALOG)>; /* SDMMC2_D7 */
1494 };
1495 };
1496
1497 sdmmc2_d47_pins_c: sdmmc2-d47-2 {
1498 pins {
Patrick Delaunay8aee15d2020-04-21 12:27:35 +02001499 pinmux = <STM32_PINMUX('A', 8, AF9)>, /* SDMMC2_D4 */
1500 <STM32_PINMUX('A', 15, AF9)>, /* SDMMC2_D5 */
1501 <STM32_PINMUX('C', 6, AF10)>, /* SDMMC2_D6 */
1502 <STM32_PINMUX('C', 7, AF10)>; /* SDMMC2_D7 */
1503 slew-rate = <1>;
1504 drive-push-pull;
1505 bias-pull-up;
1506 };
1507 };
1508
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001509 sdmmc2_d47_sleep_pins_c: sdmmc2-d47-sleep-2 {
Patrick Delaunay8aee15d2020-04-21 12:27:35 +02001510 pins {
1511 pinmux = <STM32_PINMUX('A', 8, ANALOG)>, /* SDMMC2_D4 */
1512 <STM32_PINMUX('A', 15, ANALOG)>, /* SDMMC2_D5 */
1513 <STM32_PINMUX('C', 6, ANALOG)>, /* SDMMC2_D6 */
1514 <STM32_PINMUX('C', 7, ANALOG)>; /* SDMMC2_D7 */
1515 };
1516 };
1517
Patrick Delaunay6d397052021-01-11 12:33:36 +01001518 sdmmc2_d47_pins_d: sdmmc2-d47-3 {
1519 pins {
1520 pinmux = <STM32_PINMUX('A', 8, AF9)>, /* SDMMC2_D4 */
1521 <STM32_PINMUX('A', 9, AF10)>, /* SDMMC2_D5 */
1522 <STM32_PINMUX('E', 5, AF9)>, /* SDMMC2_D6 */
1523 <STM32_PINMUX('C', 7, AF10)>; /* SDMMC2_D7 */
1524 };
1525 };
1526
1527 sdmmc2_d47_sleep_pins_d: sdmmc2-d47-sleep-3 {
1528 pins {
1529 pinmux = <STM32_PINMUX('A', 8, ANALOG)>, /* SDMMC2_D4 */
1530 <STM32_PINMUX('A', 9, ANALOG)>, /* SDMMC2_D5 */
1531 <STM32_PINMUX('E', 5, ANALOG)>, /* SDMMC2_D6 */
1532 <STM32_PINMUX('C', 7, ANALOG)>; /* SDMMC2_D7 */
1533 };
1534 };
1535
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001536 sdmmc3_b4_pins_a: sdmmc3-b4-0 {
1537 pins1 {
1538 pinmux = <STM32_PINMUX('F', 0, AF9)>, /* SDMMC3_D0 */
1539 <STM32_PINMUX('F', 4, AF9)>, /* SDMMC3_D1 */
1540 <STM32_PINMUX('F', 5, AF9)>, /* SDMMC3_D2 */
1541 <STM32_PINMUX('D', 7, AF10)>, /* SDMMC3_D3 */
1542 <STM32_PINMUX('F', 1, AF9)>; /* SDMMC3_CMD */
1543 slew-rate = <1>;
1544 drive-push-pull;
1545 bias-pull-up;
1546 };
1547 pins2 {
1548 pinmux = <STM32_PINMUX('G', 15, AF10)>; /* SDMMC3_CK */
1549 slew-rate = <2>;
1550 drive-push-pull;
1551 bias-pull-up;
1552 };
1553 };
1554
1555 sdmmc3_b4_od_pins_a: sdmmc3-b4-od-0 {
1556 pins1 {
1557 pinmux = <STM32_PINMUX('F', 0, AF9)>, /* SDMMC3_D0 */
1558 <STM32_PINMUX('F', 4, AF9)>, /* SDMMC3_D1 */
1559 <STM32_PINMUX('F', 5, AF9)>, /* SDMMC3_D2 */
1560 <STM32_PINMUX('D', 7, AF10)>; /* SDMMC3_D3 */
1561 slew-rate = <1>;
1562 drive-push-pull;
1563 bias-pull-up;
1564 };
1565 pins2 {
1566 pinmux = <STM32_PINMUX('G', 15, AF10)>; /* SDMMC3_CK */
1567 slew-rate = <2>;
1568 drive-push-pull;
1569 bias-pull-up;
1570 };
1571 pins3 {
1572 pinmux = <STM32_PINMUX('F', 1, AF9)>; /* SDMMC2_CMD */
1573 slew-rate = <1>;
1574 drive-open-drain;
1575 bias-pull-up;
1576 };
1577 };
1578
1579 sdmmc3_b4_sleep_pins_a: sdmmc3-b4-sleep-0 {
1580 pins {
1581 pinmux = <STM32_PINMUX('F', 0, ANALOG)>, /* SDMMC3_D0 */
1582 <STM32_PINMUX('F', 4, ANALOG)>, /* SDMMC3_D1 */
1583 <STM32_PINMUX('F', 5, ANALOG)>, /* SDMMC3_D2 */
1584 <STM32_PINMUX('D', 7, ANALOG)>, /* SDMMC3_D3 */
1585 <STM32_PINMUX('G', 15, ANALOG)>, /* SDMMC3_CK */
1586 <STM32_PINMUX('F', 1, ANALOG)>; /* SDMMC3_CMD */
1587 };
1588 };
1589
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001590 sdmmc3_b4_pins_b: sdmmc3-b4-1 {
1591 pins1 {
1592 pinmux = <STM32_PINMUX('F', 0, AF9)>, /* SDMMC3_D0 */
1593 <STM32_PINMUX('F', 4, AF9)>, /* SDMMC3_D1 */
1594 <STM32_PINMUX('D', 5, AF10)>, /* SDMMC3_D2 */
1595 <STM32_PINMUX('D', 7, AF10)>, /* SDMMC3_D3 */
1596 <STM32_PINMUX('D', 0, AF10)>; /* SDMMC3_CMD */
1597 slew-rate = <1>;
1598 drive-push-pull;
1599 bias-pull-up;
1600 };
1601 pins2 {
1602 pinmux = <STM32_PINMUX('G', 15, AF10)>; /* SDMMC3_CK */
1603 slew-rate = <2>;
1604 drive-push-pull;
1605 bias-pull-up;
1606 };
1607 };
1608
1609 sdmmc3_b4_od_pins_b: sdmmc3-b4-od-1 {
1610 pins1 {
1611 pinmux = <STM32_PINMUX('F', 0, AF9)>, /* SDMMC3_D0 */
1612 <STM32_PINMUX('F', 4, AF9)>, /* SDMMC3_D1 */
1613 <STM32_PINMUX('D', 5, AF10)>, /* SDMMC3_D2 */
1614 <STM32_PINMUX('D', 7, AF10)>; /* SDMMC3_D3 */
1615 slew-rate = <1>;
1616 drive-push-pull;
1617 bias-pull-up;
1618 };
1619 pins2 {
1620 pinmux = <STM32_PINMUX('G', 15, AF10)>; /* SDMMC3_CK */
1621 slew-rate = <2>;
1622 drive-push-pull;
1623 bias-pull-up;
1624 };
1625 pins3 {
1626 pinmux = <STM32_PINMUX('D', 0, AF10)>; /* SDMMC2_CMD */
1627 slew-rate = <1>;
1628 drive-open-drain;
1629 bias-pull-up;
1630 };
1631 };
1632
1633 sdmmc3_b4_sleep_pins_b: sdmmc3-b4-sleep-1 {
1634 pins {
1635 pinmux = <STM32_PINMUX('F', 0, ANALOG)>, /* SDMMC3_D0 */
1636 <STM32_PINMUX('F', 4, ANALOG)>, /* SDMMC3_D1 */
1637 <STM32_PINMUX('D', 5, ANALOG)>, /* SDMMC3_D2 */
1638 <STM32_PINMUX('D', 7, ANALOG)>, /* SDMMC3_D3 */
1639 <STM32_PINMUX('G', 15, ANALOG)>, /* SDMMC3_CK */
1640 <STM32_PINMUX('D', 0, ANALOG)>; /* SDMMC3_CMD */
1641 };
1642 };
1643
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001644 spdifrx_pins_a: spdifrx-0 {
1645 pins {
1646 pinmux = <STM32_PINMUX('G', 12, AF8)>; /* SPDIF_IN1 */
1647 bias-disable;
1648 };
1649 };
1650
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001651 spdifrx_sleep_pins_a: spdifrx-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001652 pins {
1653 pinmux = <STM32_PINMUX('G', 12, ANALOG)>; /* SPDIF_IN1 */
1654 };
1655 };
1656
1657 spi2_pins_a: spi2-0 {
1658 pins1 {
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001659 pinmux = <STM32_PINMUX('B', 10, AF5)>, /* SPI1_SCK */
1660 <STM32_PINMUX('I', 3, AF5)>; /* SPI1_MOSI */
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001661 bias-disable;
1662 drive-push-pull;
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001663 slew-rate = <1>;
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001664 };
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001665
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001666 pins2 {
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001667 pinmux = <STM32_PINMUX('I', 2, AF5)>; /* SPI1_MISO */
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001668 bias-disable;
1669 };
1670 };
1671
Patrick Delaunay551efca2020-09-16 10:01:32 +02001672 spi4_pins_a: spi4-0 {
1673 pins {
1674 pinmux = <STM32_PINMUX('E', 12, AF5)>, /* SPI4_SCK */
1675 <STM32_PINMUX('E', 6, AF5)>; /* SPI4_MOSI */
1676 bias-disable;
1677 drive-push-pull;
1678 slew-rate = <1>;
1679 };
1680 pins2 {
1681 pinmux = <STM32_PINMUX('E', 13, AF5)>; /* SPI4_MISO */
1682 bias-disable;
1683 };
1684 };
1685
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001686 stusb1600_pins_a: stusb1600-0 {
Patrick Delaunay6d397052021-01-11 12:33:36 +01001687 pins {
1688 pinmux = <STM32_PINMUX('I', 11, ANALOG)>;
1689 bias-pull-up;
Patrick Delaunay48c5e902020-03-06 17:54:41 +01001690 };
1691 };
1692
Patrick Delaunay551efca2020-09-16 10:01:32 +02001693 uart4_pins_a: uart4-0 {
1694 pins1 {
1695 pinmux = <STM32_PINMUX('G', 11, AF6)>; /* UART4_TX */
1696 bias-disable;
1697 drive-push-pull;
1698 slew-rate = <0>;
1699 };
1700 pins2 {
1701 pinmux = <STM32_PINMUX('B', 2, AF8)>; /* UART4_RX */
1702 bias-disable;
1703 };
1704 };
1705
1706 uart4_idle_pins_a: uart4-idle-0 {
1707 pins1 {
1708 pinmux = <STM32_PINMUX('G', 11, ANALOG)>; /* UART4_TX */
1709 };
1710 pins2 {
1711 pinmux = <STM32_PINMUX('B', 2, AF8)>; /* UART4_RX */
1712 bias-disable;
1713 };
1714 };
1715
1716 uart4_sleep_pins_a: uart4-sleep-0 {
1717 pins {
1718 pinmux = <STM32_PINMUX('G', 11, ANALOG)>, /* UART4_TX */
1719 <STM32_PINMUX('B', 2, ANALOG)>; /* UART4_RX */
1720 };
1721 };
1722
1723 uart4_pins_b: uart4-1 {
1724 pins1 {
1725 pinmux = <STM32_PINMUX('D', 1, AF8)>; /* UART4_TX */
1726 bias-disable;
1727 drive-push-pull;
1728 slew-rate = <0>;
1729 };
1730 pins2 {
1731 pinmux = <STM32_PINMUX('B', 2, AF8)>; /* UART4_RX */
1732 bias-disable;
1733 };
1734 };
1735
1736 uart4_pins_c: uart4-2 {
1737 pins1 {
1738 pinmux = <STM32_PINMUX('G', 11, AF6)>; /* UART4_TX */
1739 bias-disable;
1740 drive-push-pull;
1741 slew-rate = <0>;
1742 };
1743 pins2 {
1744 pinmux = <STM32_PINMUX('B', 2, AF8)>; /* UART4_RX */
1745 bias-disable;
1746 };
1747 };
1748
1749 uart7_pins_a: uart7-0 {
1750 pins1 {
1751 pinmux = <STM32_PINMUX('E', 8, AF7)>; /* UART7_TX */
1752 bias-disable;
1753 drive-push-pull;
1754 slew-rate = <0>;
1755 };
1756 pins2 {
1757 pinmux = <STM32_PINMUX('E', 7, AF7)>, /* UART7_RX */
1758 <STM32_PINMUX('E', 10, AF7)>, /* UART7_CTS */
1759 <STM32_PINMUX('E', 9, AF7)>; /* UART7_RTS */
1760 bias-disable;
1761 };
1762 };
1763
1764 uart7_pins_b: uart7-1 {
1765 pins1 {
1766 pinmux = <STM32_PINMUX('F', 7, AF7)>; /* UART7_TX */
1767 bias-disable;
1768 drive-push-pull;
1769 slew-rate = <0>;
1770 };
1771 pins2 {
1772 pinmux = <STM32_PINMUX('F', 6, AF7)>; /* UART7_RX */
1773 bias-disable;
1774 };
1775 };
1776
1777 uart7_pins_c: uart7-2 {
1778 pins1 {
1779 pinmux = <STM32_PINMUX('E', 8, AF7)>; /* UART7_TX */
1780 bias-disable;
1781 drive-push-pull;
1782 slew-rate = <0>;
1783 };
1784 pins2 {
1785 pinmux = <STM32_PINMUX('E', 7, AF7)>; /* UART7_RX */
1786 bias-disable;
1787 };
1788 };
1789
1790 uart7_idle_pins_c: uart7-idle-2 {
1791 pins1 {
1792 pinmux = <STM32_PINMUX('E', 8, ANALOG)>; /* UART7_TX */
1793 };
1794 pins2 {
1795 pinmux = <STM32_PINMUX('E', 7, AF7)>; /* UART7_RX */
1796 bias-disable;
1797 };
1798 };
1799
1800 uart7_sleep_pins_c: uart7-sleep-2 {
1801 pins {
1802 pinmux = <STM32_PINMUX('E', 8, ANALOG)>, /* UART7_TX */
1803 <STM32_PINMUX('E', 7, ANALOG)>; /* UART7_RX */
1804 };
1805 };
1806
1807 uart8_pins_a: uart8-0 {
1808 pins1 {
1809 pinmux = <STM32_PINMUX('E', 1, AF8)>; /* UART8_TX */
1810 bias-disable;
1811 drive-push-pull;
1812 slew-rate = <0>;
1813 };
1814 pins2 {
1815 pinmux = <STM32_PINMUX('E', 0, AF8)>; /* UART8_RX */
1816 bias-disable;
1817 };
1818 };
1819
Patrick Delaunay6d397052021-01-11 12:33:36 +01001820 uart8_rtscts_pins_a: uart8rtscts-0 {
1821 pins {
1822 pinmux = <STM32_PINMUX('G', 7, AF8)>, /* UART8_RTS */
1823 <STM32_PINMUX('G', 10, AF8)>; /* UART8_CTS */
1824 bias-disable;
1825 };
1826 };
1827
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02001828 usart2_pins_a: usart2-0 {
1829 pins1 {
1830 pinmux = <STM32_PINMUX('F', 5, AF7)>, /* USART2_TX */
1831 <STM32_PINMUX('D', 4, AF7)>; /* USART2_RTS */
1832 bias-disable;
1833 drive-push-pull;
1834 slew-rate = <0>;
1835 };
1836 pins2 {
1837 pinmux = <STM32_PINMUX('D', 6, AF7)>, /* USART2_RX */
1838 <STM32_PINMUX('D', 3, AF7)>; /* USART2_CTS_NSS */
1839 bias-disable;
1840 };
1841 };
1842
1843 usart2_sleep_pins_a: usart2-sleep-0 {
1844 pins {
1845 pinmux = <STM32_PINMUX('F', 5, ANALOG)>, /* USART2_TX */
1846 <STM32_PINMUX('D', 4, ANALOG)>, /* USART2_RTS */
1847 <STM32_PINMUX('D', 6, ANALOG)>, /* USART2_RX */
1848 <STM32_PINMUX('D', 3, ANALOG)>; /* USART2_CTS_NSS */
1849 };
1850 };
1851
1852 usart2_pins_b: usart2-1 {
1853 pins1 {
1854 pinmux = <STM32_PINMUX('F', 5, AF7)>, /* USART2_TX */
1855 <STM32_PINMUX('A', 1, AF7)>; /* USART2_RTS */
1856 bias-disable;
1857 drive-push-pull;
1858 slew-rate = <0>;
1859 };
1860 pins2 {
1861 pinmux = <STM32_PINMUX('F', 4, AF7)>, /* USART2_RX */
1862 <STM32_PINMUX('E', 15, AF7)>; /* USART2_CTS_NSS */
1863 bias-disable;
1864 };
1865 };
1866
1867 usart2_sleep_pins_b: usart2-sleep-1 {
1868 pins {
1869 pinmux = <STM32_PINMUX('F', 5, ANALOG)>, /* USART2_TX */
1870 <STM32_PINMUX('A', 1, ANALOG)>, /* USART2_RTS */
1871 <STM32_PINMUX('F', 4, ANALOG)>, /* USART2_RX */
1872 <STM32_PINMUX('E', 15, ANALOG)>; /* USART2_CTS_NSS */
1873 };
1874 };
1875
Patrick Delaunay551efca2020-09-16 10:01:32 +02001876 usart2_pins_c: usart2-2 {
1877 pins1 {
1878 pinmux = <STM32_PINMUX('D', 5, AF7)>, /* USART2_TX */
1879 <STM32_PINMUX('D', 4, AF7)>; /* USART2_RTS */
1880 bias-disable;
1881 drive-push-pull;
1882 slew-rate = <3>;
1883 };
1884 pins2 {
1885 pinmux = <STM32_PINMUX('D', 6, AF7)>, /* USART2_RX */
1886 <STM32_PINMUX('D', 3, AF7)>; /* USART2_CTS_NSS */
1887 bias-disable;
1888 };
1889 };
1890
1891 usart2_idle_pins_c: usart2-idle-2 {
1892 pins1 {
1893 pinmux = <STM32_PINMUX('D', 5, ANALOG)>, /* USART2_TX */
Patrick Delaunay551efca2020-09-16 10:01:32 +02001894 <STM32_PINMUX('D', 3, ANALOG)>; /* USART2_CTS_NSS */
1895 };
1896 pins2 {
Patrick Delaunaye48a0d42021-06-29 12:01:07 +02001897 pinmux = <STM32_PINMUX('D', 4, AF7)>; /* USART2_RTS */
1898 bias-disable;
1899 drive-push-pull;
1900 slew-rate = <3>;
1901 };
1902 pins3 {
Patrick Delaunay551efca2020-09-16 10:01:32 +02001903 pinmux = <STM32_PINMUX('D', 6, AF7)>; /* USART2_RX */
1904 bias-disable;
1905 };
1906 };
1907
1908 usart2_sleep_pins_c: usart2-sleep-2 {
1909 pins {
1910 pinmux = <STM32_PINMUX('D', 5, ANALOG)>, /* USART2_TX */
1911 <STM32_PINMUX('D', 4, ANALOG)>, /* USART2_RTS */
1912 <STM32_PINMUX('D', 6, ANALOG)>, /* USART2_RX */
1913 <STM32_PINMUX('D', 3, ANALOG)>; /* USART2_CTS_NSS */
1914 };
1915 };
1916
Patrick Delaunaydf0d20a2020-04-30 15:52:46 +02001917 usart3_pins_a: usart3-0 {
1918 pins1 {
1919 pinmux = <STM32_PINMUX('B', 10, AF7)>; /* USART3_TX */
1920 bias-disable;
1921 drive-push-pull;
1922 slew-rate = <0>;
1923 };
1924 pins2 {
Patrick Delaunay551efca2020-09-16 10:01:32 +02001925 pinmux = <STM32_PINMUX('B', 12, AF8)>; /* USART3_RX */
1926 bias-disable;
1927 };
1928 };
1929
1930 usart3_pins_b: usart3-1 {
1931 pins1 {
1932 pinmux = <STM32_PINMUX('B', 10, AF7)>, /* USART3_TX */
1933 <STM32_PINMUX('G', 8, AF8)>; /* USART3_RTS */
1934 bias-disable;
1935 drive-push-pull;
1936 slew-rate = <0>;
1937 };
1938 pins2 {
1939 pinmux = <STM32_PINMUX('B', 12, AF8)>, /* USART3_RX */
1940 <STM32_PINMUX('I', 10, AF8)>; /* USART3_CTS_NSS */
1941 bias-disable;
1942 };
1943 };
1944
1945 usart3_idle_pins_b: usart3-idle-1 {
1946 pins1 {
1947 pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* USART3_TX */
Patrick Delaunay551efca2020-09-16 10:01:32 +02001948 <STM32_PINMUX('I', 10, ANALOG)>; /* USART3_CTS_NSS */
1949 };
1950 pins2 {
Patrick Delaunaye48a0d42021-06-29 12:01:07 +02001951 pinmux = <STM32_PINMUX('G', 8, AF8)>; /* USART3_RTS */
1952 bias-disable;
1953 drive-push-pull;
1954 slew-rate = <0>;
1955 };
1956 pins3 {
Patrick Delaunay551efca2020-09-16 10:01:32 +02001957 pinmux = <STM32_PINMUX('B', 12, AF8)>; /* USART3_RX */
1958 bias-disable;
1959 };
1960 };
1961
1962 usart3_sleep_pins_b: usart3-sleep-1 {
1963 pins {
1964 pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* USART3_TX */
1965 <STM32_PINMUX('G', 8, ANALOG)>, /* USART3_RTS */
1966 <STM32_PINMUX('I', 10, ANALOG)>, /* USART3_CTS_NSS */
1967 <STM32_PINMUX('B', 12, ANALOG)>; /* USART3_RX */
1968 };
1969 };
1970
1971 usart3_pins_c: usart3-2 {
1972 pins1 {
1973 pinmux = <STM32_PINMUX('B', 10, AF7)>, /* USART3_TX */
1974 <STM32_PINMUX('G', 8, AF8)>; /* USART3_RTS */
1975 bias-disable;
1976 drive-push-pull;
1977 slew-rate = <0>;
1978 };
1979 pins2 {
1980 pinmux = <STM32_PINMUX('B', 12, AF8)>, /* USART3_RX */
1981 <STM32_PINMUX('B', 13, AF7)>; /* USART3_CTS_NSS */
1982 bias-disable;
1983 };
1984 };
1985
1986 usart3_idle_pins_c: usart3-idle-2 {
1987 pins1 {
1988 pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* USART3_TX */
Patrick Delaunay551efca2020-09-16 10:01:32 +02001989 <STM32_PINMUX('B', 13, ANALOG)>; /* USART3_CTS_NSS */
1990 };
1991 pins2 {
Patrick Delaunaye48a0d42021-06-29 12:01:07 +02001992 pinmux = <STM32_PINMUX('G', 8, AF8)>; /* USART3_RTS */
1993 bias-disable;
1994 drive-push-pull;
1995 slew-rate = <0>;
1996 };
1997 pins3 {
Patrick Delaunaydf0d20a2020-04-30 15:52:46 +02001998 pinmux = <STM32_PINMUX('B', 12, AF8)>; /* USART3_RX */
1999 bias-disable;
2000 };
2001 };
2002
Patrick Delaunay551efca2020-09-16 10:01:32 +02002003 usart3_sleep_pins_c: usart3-sleep-2 {
2004 pins {
2005 pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* USART3_TX */
2006 <STM32_PINMUX('G', 8, ANALOG)>, /* USART3_RTS */
2007 <STM32_PINMUX('B', 13, ANALOG)>, /* USART3_CTS_NSS */
2008 <STM32_PINMUX('B', 12, ANALOG)>; /* USART3_RX */
2009 };
2010 };
2011
Patrick Delaunaydf0d20a2020-04-30 15:52:46 +02002012 usbotg_hs_pins_a: usbotg-hs-0 {
2013 pins {
2014 pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* OTG_ID */
2015 };
2016 };
2017
2018 usbotg_fs_dp_dm_pins_a: usbotg-fs-dp-dm-0 {
2019 pins {
2020 pinmux = <STM32_PINMUX('A', 11, ANALOG)>, /* OTG_FS_DM */
2021 <STM32_PINMUX('A', 12, ANALOG)>; /* OTG_FS_DP */
Patrick Delaunay48c5e902020-03-06 17:54:41 +01002022 };
2023 };
2024};
2025
2026&pinctrl_z {
2027 i2c2_pins_b2: i2c2-0 {
2028 pins {
2029 pinmux = <STM32_PINMUX('Z', 0, AF3)>; /* I2C2_SCL */
2030 bias-disable;
2031 drive-open-drain;
2032 slew-rate = <0>;
2033 };
2034 };
2035
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02002036 i2c2_sleep_pins_b2: i2c2-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01002037 pins {
2038 pinmux = <STM32_PINMUX('Z', 0, ANALOG)>; /* I2C2_SCL */
2039 };
2040 };
2041
2042 i2c4_pins_a: i2c4-0 {
2043 pins {
2044 pinmux = <STM32_PINMUX('Z', 4, AF6)>, /* I2C4_SCL */
2045 <STM32_PINMUX('Z', 5, AF6)>; /* I2C4_SDA */
2046 bias-disable;
2047 drive-open-drain;
2048 slew-rate = <0>;
2049 };
2050 };
2051
Patrick Delaunaycdc2ca12020-07-06 13:26:53 +02002052 i2c4_sleep_pins_a: i2c4-sleep-0 {
Patrick Delaunay48c5e902020-03-06 17:54:41 +01002053 pins {
2054 pinmux = <STM32_PINMUX('Z', 4, ANALOG)>, /* I2C4_SCL */
2055 <STM32_PINMUX('Z', 5, ANALOG)>; /* I2C4_SDA */
2056 };
2057 };
2058
Patrick Delaunaye48a0d42021-06-29 12:01:07 +02002059 i2c6_pins_a: i2c6-0 {
2060 pins {
2061 pinmux = <STM32_PINMUX('Z', 6, AF2)>, /* I2C6_SCL */
2062 <STM32_PINMUX('Z', 7, AF2)>; /* I2C6_SDA */
2063 bias-disable;
2064 drive-open-drain;
2065 slew-rate = <0>;
2066 };
2067 };
2068
2069 i2c6_sleep_pins_a: i2c6-sleep-0 {
2070 pins {
2071 pinmux = <STM32_PINMUX('Z', 6, ANALOG)>, /* I2C6_SCL */
2072 <STM32_PINMUX('Z', 7, ANALOG)>; /* I2C6_SDA */
2073 };
2074 };
2075
Patrick Delaunay48c5e902020-03-06 17:54:41 +01002076 spi1_pins_a: spi1-0 {
2077 pins1 {
2078 pinmux = <STM32_PINMUX('Z', 0, AF5)>, /* SPI1_SCK */
2079 <STM32_PINMUX('Z', 2, AF5)>; /* SPI1_MOSI */
2080 bias-disable;
2081 drive-push-pull;
2082 slew-rate = <1>;
2083 };
2084
2085 pins2 {
2086 pinmux = <STM32_PINMUX('Z', 1, AF5)>; /* SPI1_MISO */
2087 bias-disable;
2088 };
2089 };
Patrick Delaunay48c5e902020-03-06 17:54:41 +01002090};