blob: 80e189916c0331bb5d28c5e922786ee64fe300d4 [file] [log] [blame]
Chandan Nath4ba33452011-10-14 02:58:23 +00001/*
2 * clocks_am33xx.h
3 *
4 * AM33xx clock define
5 *
Matt Porter57da6662013-03-15 10:07:04 +00006 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
Chandan Nath4ba33452011-10-14 02:58:23 +00007 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Chandan Nath4ba33452011-10-14 02:58:23 +00009 */
10
11#ifndef _CLOCKS_AM33XX_H_
12#define _CLOCKS_AM33XX_H_
13
Mark Jackson52b003c2013-03-04 01:27:20 +000014/* MAIN PLL Fdll = 550 MHz, by default */
15#ifndef CONFIG_SYS_MPUCLK
16#define CONFIG_SYS_MPUCLK 550
17#endif
Chandan Nath4ba33452011-10-14 02:58:23 +000018
19extern void pll_init(void);
20extern void enable_emif_clocks(void);
Matt Porter57da6662013-03-15 10:07:04 +000021extern void enable_dmm_clocks(void);
Chandan Nath4ba33452011-10-14 02:58:23 +000022
23#endif /* endif _CLOCKS_AM33XX_H_ */