blob: b10d967d54cd95f4600212e2986fe1958b968592 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * (C) Copyright 2000, 2001
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 * David Updegraff, Cray, Inc. dave@cray.com: our 405 is walnut-lite..
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31#define CONFIG_CRAYL1
32/*
33 * High Level Configuration Options
34 * (easy to change)
35 */
36
37#define CONFIG_405GP 1 /* This is a PPC405 CPU */
38#define CONFIG_4xx 1 /* ...member of PPC405 family */
39#define CONFIG_SYS_CLK_FREQ 25000000
40#define CONFIG_BAUDRATE 9600
41#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
42#define CONFIG_MII 1 /* MII PHY management */
43#define CONFIG_PHY_ADDR 1 /* PHY address; handling of ENET */
44#define CONFIG_BOARD_PRE_INIT 1 /* setup for 405gp */
45#define CONFIG_MISC_INIT_R 1 /* so that a misc_init_r() is called */
46
47/* set PRAM to keep U-Boot out, mem= to keep linux out, and initrd_hi to
48 * keep possible initrd ramdisk decompression out. This is in k (1024 bytes)
49 #define CONFIG_PRAM 16
50 */
51#define CONFIG_LOADADDR 0x100000
52#undef CONFIG_BOOTARGS
53
54/* the logic is that booting is driven by what env vars get set from DHCP.
55 * Normal DHCP sets things like serverip, rootpath, etc.
56 * if printenv
57 */
58#define CFG_AUTOLOAD "yes"
59#define CONFIG_BOOTCOMMAND "dhcp;"\
60 "setenv bootargs devfs=mount;"\
61 "setenv bootargs ip=$ipaddr:$serverip:$gatewayip:$netmask:::off $bootargs;"\
62 "if printenv initrd;"\
63 "then;" \
64 "setenv initrd_hi $mem;"\
65 "tftp 1000000 $initrd;"\
66 "setenv bootargs root=/dev/ram0 rw cwsroot=$serverip:$rootpath $bootargs;"\
67 "bootm 100000 1000000;"\
68 "else;"\
69 "setenv bootargs root=/dev/nfs ro nfsroot=$serverip:$rootpath $bootargs;"\
70 "bootm 100000;"\
71 "fi;"
72
73#define CONFIG_EXTRA_ENV_SETTINGS ""
74
75/*
76 * ..during experiments..
77 #define CONFIG_SERVERIP 10.0.0.1
78 #define CONFIG_ETHADDR 00:40:a6:80:14:5
79 */
80#define CONFIG_HARD_I2C 1 /* hardware support for i2c */
81#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
82#define CFG_I2C_SLAVE 0x7F
83#define CFG_I2C_EEPROM_ADDR 0x57
84#define CFG_I2C_EEPROM_ADDR_LEN 1
85#define CONFIG_IDENT_STRING "Cray L1"
86#define CONFIG_ENV_OVERWRITE 1
87#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
88#define CFG_HUSH_PARSER 1
89#define CFG_PROMPT_HUSH_PS2 "> "
90
91
92#define CONFIG_COMMANDS (\
93 CFG_CMD_BDI|\
94 CFG_CMD_IMI|\
95 CFG_CMD_FLASH|\
96 CFG_CMD_MEMORY|\
97 CFG_CMD_NET|\
98 CFG_CMD_ENV|\
99 CFG_CMD_CONSOLE|\
100 CFG_CMD_ASKENV|\
101 CFG_CMD_ECHO|\
102 CFG_CMD_IMMAP|\
103 CFG_CMD_REGINFO|\
104 CFG_CMD_DHCP|\
105 CFG_CMD_DATE|\
106 CFG_CMD_RUN|\
107 CFG_CMD_I2C|\
108 CFG_CMD_EEPROM|\
109 CFG_CMD_SETGETDCR)
110
111/*
112 * optional BOOTP / DHCP fields
113 */
114#define CONFIG_BOOTP_MASK (\
115 CONFIG_BOOTP_VENDOREX|\
116 CONFIG_BOOTP_SUBNETMASK|\
117 CONFIG_BOOTP_GATEWAY|\
118 CONFIG_BOOTP_DNS|\
119 CONFIG_BOOTP_HOSTNAME|\
120 CONFIG_BOOTP_BOOTFILESIZE|\
121 CONFIG_BOOTP_BOOTPATH)
122
123/*
124 * bauds. Just to make it compile; in our case, I read the base_baud
125 * from the DCR anyway, so its kinda-tied to the above ref. clock which in turn
126 * drives the system clock.
127 */
128#define CFG_BASE_BAUD 403225
129#define CFG_BAUDRATE_TABLE \
130 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
131
132/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
133#include <cmd_confdefs.h>
134
135/*
136 * Miscellaneous configurable options
137 */
138#define CFG_PROMPT "=> " /* Monitor Command Prompt */
139#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
140#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
141#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
142#define CFG_MAXARGS 16 /* max number of command args */
143
144
145#define CFG_LOAD_ADDR 0x100000/* where to load what we get from TFTP */
146#define CFG_TFTP_LOADADDR CFG_LOAD_ADDR
147#define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
148
149/*-----------------------------------------------------------------------
150 * Start addresses for the final memory configuration
151 * (Set up by the startup code)
152 * Please note that CFG_SDRAM_BASE _must_ start at 0
153 */
154#define CFG_SDRAM_BASE 0x00000000
155#define CFG_FLASH_BASE 0xFFC00000
156#define CFG_MONITOR_BASE TEXT_BASE
157
158#ifndef CFG_HUSH_PARSER
159#define CFG_MONITOR_LEN (128 * 1024) /* Reserve 128 kB for Monitor */
160#define CFG_ENV_OFFSET 0x3D0000
161#else
162#define CFG_MONITOR_LEN (192 * 1024) /* Reserve 192 kB for Monitor */
163#define CFG_ENV_OFFSET 0x3FE000
164#endif
165
166#define CFG_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
167
168/*
169 * For booting Linux, the board info and command line data
170 * have to be in the first 8 MB of memory, since this is
171 * the maximum mapped by the Linux kernel during initialization.
172 */
173#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
174/*-----------------------------------------------------------------------
175 * FLASH organization
176 */
177#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
178#define CFG_MAX_FLASH_SECT 64 /* max number of sectors on one chip */
179#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
180#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
181
182/* BEG ENVIRONNEMENT FLASH: needs to be a whole FlashSector */
183#define CFG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
184#define CFG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
185#define CFG_ENV_SECT_SIZE 0x10000 /* see README - env sector total size */
186
187/* Memory tests: U-Boot relocates itself to the top of Ram, so its at
188 * 32meg-(128k+some_malloc_space+copy-of-ENV sector)..
189 */
190#define CFG_SDRAM_SIZE 32 /* megs of ram */
191#define CFG_MEMTEST_START 0x2000 /* memtest works from the end of */
192 /* the exception vector table */
193 /* to the end of the DRAM */
194 /* less monitor and malloc area */
195#define CFG_STACK_USAGE 0x10000 /* Reserve 64k for the stack usage */
196#define CFG_MEM_END_USAGE ( CFG_MONITOR_LEN \
197 + CFG_MALLOC_LEN \
198 + CFG_ENV_SECT_SIZE \
199 + CFG_STACK_USAGE )
200
201#define CFG_MEMTEST_END (CFG_SDRAM_SIZE * 1024 * 1024 - CFG_MEM_END_USAGE)
202/* END ENVIRONNEMENT FLASH */
203
204/*-----------------------------------------------------------------------
205 * Cache Configuration. Only used to ..?? clear it, I guess..
206 */
207#define CFG_DCACHE_SIZE 16384
208#define CFG_CACHELINE_SIZE 32
209
210/*
211 * Init Memory Controller:
212 *
213 * BR0/1 and OR0/1 (FLASH)
214 */
215
216#define FLASH_BASE0_PRELIM CFG_FLASH_BASE /* FLASH bank #0 */
217
218
219/*-----------------------------------------------------------------------
220 * Definitions for initial stack pointer and data area (in OnChipMem )
221 */
222#if 0
223#define CFG_INIT_RAM_ADDR 0x40000000 /* use data cache */
224#define CFG_INIT_RAM_END 0x2000 /* End of used area in RAM */
225#else
226#define CFG_TEMP_STACK_OCM 1
227#define CFG_OCM_DATA_ADDR 0xF0000000
228#define CFG_OCM_DATA_SIZE 0x1000
229#define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of On Chip SRAM */
230#define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of On Chip SRAM */
231#endif
232
233#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
234#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
235#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
236
237/*-----------------------------------------------------------------------
238 * Definitions for Serial Presence Detect EEPROM address
239 */
240#define EEPROM_WRITE_ADDRESS 0xA0
241#define EEPROM_READ_ADDRESS 0xA1
242
243/*
244 * Internal Definitions
245 *
246 * Boot Flags
247 */
248#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
249#define BOOTFLAG_WARM 0x02 /* Software reboot */
250
251#endif /* __CONFIG_H */