blob: d7dfe4c0d5fcc101e1c9d30df7b6e79b1a94dcf0 [file] [log] [blame]
Caleb Connolly878b26a2023-11-07 12:40:59 +00001if ARCH_SNAPDRAGON || ARCH_IPQ40XX
2
3config CLK_QCOM
4 bool
Volodymyr Babchukaae46492024-03-11 21:33:45 +00005 depends on CLK && DM_RESET && POWER_DOMAIN
Caleb Connolly878b26a2023-11-07 12:40:59 +00006 def_bool n
7
8menu "Qualcomm clock drivers"
9
10config CLK_QCOM_APQ8016
11 bool "Qualcomm APQ8016 GCC"
12 select CLK_QCOM
13 help
14 Say Y here to enable support for the Global Clock Controller
15 on the Snapdragon APQ8016 SoC. This driver supports the clocks
16 and resets exposed by the GCC hardware block.
17
18config CLK_QCOM_APQ8096
19 bool "Qualcomm APQ8096 GCC"
20 select CLK_QCOM
21 help
22 Say Y here to enable support for the Global Clock Controller
23 on the Snapdragon APQ8096 SoC. This driver supports the clocks
24 and resets exposed by the GCC hardware block.
25
Caleb Connolly90c44642023-11-07 12:41:00 +000026config CLK_QCOM_IPQ4019
27 bool "Qualcomm IPQ4019 GCC"
28 select CLK_QCOM
29 help
30 Say Y here to enable support for the Global Clock Controller
31 on the Snapdragon IPQ4019 SoC. This driver supports the clocks
32 and resets exposed by the GCC hardware block.
33
Caleb Connollye55fb902024-04-08 15:06:49 +020034config CLK_QCOM_QCM2290
35 bool "Qualcomm QCM2290 GCC"
36 select CLK_QCOM
37 help
38 Say Y here to enable support for the Global Clock Controller
39 on the Snapdragon QCM2290 SoC. This driver supports the clocks
40 and resets exposed by the GCC hardware block.
41
Caleb Connolly878b26a2023-11-07 12:40:59 +000042config CLK_QCOM_QCS404
43 bool "Qualcomm QCS404 GCC"
44 select CLK_QCOM
45 help
46 Say Y here to enable support for the Global Clock Controller
47 on the Snapdragon QCS404 SoC. This driver supports the clocks
48 and resets exposed by the GCC hardware block.
49
50config CLK_QCOM_SDM845
51 bool "Qualcomm SDM845 GCC"
52 select CLK_QCOM
53 help
54 Say Y here to enable support for the Global Clock Controller
55 on the Snapdragon 845 SoC. This driver supports the clocks
56 and resets exposed by the GCC hardware block.
57
58endmenu
59
60endif