Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a5e28654519f4d3438b10fd9cf5183660fb0452f / . / configs / rock5b-rk3588_defconfig
blob: 3fa65cbf9b07fafa3f6b73a4badfae628a556444 [file] [log] [blame]
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
Eugen Hristev64cb5772023-04-25 16:06:59 +0300[diff] [blame]3CONFIG_SYS_HAS_NONCACHED_MEMORY=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]4CONFIG_COUNTER_FREQUENCY=24000000
5CONFIG_ARCH_ROCKCHIP=y
6CONFIG_TEXT_BASE=0x00a00000
7CONFIG_SPL_LIBCOMMON_SUPPORT=y
8CONFIG_SPL_LIBGENERIC_SUPPORT=y
9CONFIG_NR_DRAM_BANKS=2
10CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
11CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xc00000
Jonas Karlmanadb78942023-05-18 15:39:30 +0000[diff] [blame]12CONFIG_SF_DEFAULT_SPEED=24000000
13CONFIG_SF_DEFAULT_MODE=0x2000
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="rk3588-rock-5b"
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]15CONFIG_ROCKCHIP_RK3588=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]16CONFIG_SPL_ROCKCHIP_COMMON_BOARD=y
Jonas Karlmanadb78942023-05-18 15:39:30 +0000[diff] [blame]17CONFIG_ROCKCHIP_SPI_IMAGE=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]18CONFIG_SPL_SERIAL=y
19CONFIG_SPL_STACK_R_ADDR=0x600000
20CONFIG_TARGET_ROCK5B_RK3588=y
21CONFIG_SPL_STACK=0x400000
22CONFIG_DEBUG_UART_BASE=0xFEB50000
23CONFIG_DEBUG_UART_CLOCK=24000000
Jonas Karlmanadb78942023-05-18 15:39:30 +0000[diff] [blame]24CONFIG_SPL_SPI_FLASH_SUPPORT=y
25CONFIG_SPL_SPI=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]26CONFIG_SYS_LOAD_ADDR=0xc00800
Jonas Karlman9bfd6512023-05-17 18:26:37 +0000[diff] [blame]27CONFIG_PCI=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]28CONFIG_DEBUG_UART=y
29CONFIG_FIT=y
30CONFIG_FIT_VERBOSE=y
31CONFIG_SPL_FIT_SIGNATURE=y
32CONFIG_SPL_LOAD_FIT=y
Jonas Karlmanbb5fabe2023-06-26 19:43:06 +0000[diff] [blame]33CONFIG_LEGACY_IMAGE_FORMAT=y
Eugen Hristev7ea88fa2023-02-22 11:05:13 +0200[diff] [blame]34CONFIG_OF_BOARD_SETUP=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]35CONFIG_DEFAULT_FDT_FILE="rockchip/rk3588-rock-5b.dtb"
36# CONFIG_DISPLAY_CPUINFO is not set
37CONFIG_DISPLAY_BOARDINFO_LATE=y
Christopher Obbardf5c851e2023-07-03 11:41:20 +0100[diff] [blame]38CONFIG_PCI_INIT_R=y
Jonas Karlman66688a52023-05-17 18:26:38 +0000[diff] [blame]39CONFIG_SPL_MAX_SIZE=0x40000
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]40CONFIG_SPL_PAD_TO=0x7f8000
41CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
42CONFIG_SPL_BSS_START_ADDR=0x4000000
43CONFIG_SPL_BSS_MAX_SIZE=0x4000
44# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
45# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
46CONFIG_SPL_STACK_R=y
Jonas Karlmanadb78942023-05-18 15:39:30 +0000[diff] [blame]47CONFIG_SPL_SPI_LOAD=y
48CONFIG_SYS_SPI_U_BOOT_OFFS=0x60000
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]49CONFIG_SPL_ATF=y
Jonas Karlman66688a52023-05-17 18:26:38 +0000[diff] [blame]50CONFIG_CMD_GPIO=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]51CONFIG_CMD_GPT=y
Eugen Hristevf79cda52023-05-29 13:01:36 +0300[diff] [blame]52CONFIG_CMD_I2C=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]53CONFIG_CMD_MMC=y
Eugen Hristev1611a9b2023-05-17 13:01:02 +0300[diff] [blame]54CONFIG_CMD_PCI=y
Eugen Hristev47206f12023-05-17 12:21:26 +0300[diff] [blame]55CONFIG_CMD_USB=y
Eugen Hristevf79cda52023-05-29 13:01:36 +0300[diff] [blame]56CONFIG_CMD_ROCKUSB=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]57# CONFIG_CMD_SETEXPR is not set
Eugen Hristev47206f12023-05-17 12:21:26 +0300[diff] [blame]58CONFIG_CMD_REGULATOR=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]59# CONFIG_SPL_DOS_PARTITION is not set
60CONFIG_SPL_OF_CONTROL=y
61CONFIG_OF_LIVE=y
Eugen Hristeve083ffe2023-05-15 16:44:03 +0300[diff] [blame]62CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Jonas Karlmana5e28652023-07-28 12:05:41 +0000[diff] [blame^]63CONFIG_SPL_DM_SEQ_ALIAS=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]64CONFIG_SPL_REGMAP=y
65CONFIG_SPL_SYSCON=y
66CONFIG_SPL_CLK=y
Eugen Hristevf79cda52023-05-29 13:01:36 +0300[diff] [blame]67# CONFIG_USB_FUNCTION_FASTBOOT is not set
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]68CONFIG_ROCKCHIP_GPIO=y
69CONFIG_SYS_I2C_ROCKCHIP=y
70CONFIG_MISC=y
71CONFIG_SUPPORT_EMMC_RPMB=y
72CONFIG_MMC_DW=y
73CONFIG_MMC_DW_ROCKCHIP=y
74CONFIG_MMC_SDHCI=y
75CONFIG_MMC_SDHCI_SDMA=y
76CONFIG_MMC_SDHCI_ROCKCHIP=y
Jonas Karlmana5e28652023-07-28 12:05:41 +0000[diff] [blame^]77CONFIG_SF_DEFAULT_BUS=5
78CONFIG_SPI_FLASH_SFDP_SUPPORT=y
Jonas Karlmanadb78942023-05-18 15:39:30 +0000[diff] [blame]79CONFIG_SPI_FLASH_MACRONIX=y
80CONFIG_SPI_FLASH_XTX=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]81CONFIG_ETH_DESIGNWARE=y
Eugen Hristev64cb5772023-04-25 16:06:59 +0300[diff] [blame]82CONFIG_RTL8169=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]83CONFIG_GMAC_ROCKCHIP=y
Eugen Hristev1611a9b2023-05-17 13:01:02 +0300[diff] [blame]84CONFIG_PCIE_DW_ROCKCHIP=y
Eugen Hristev47206f12023-05-17 12:21:26 +0300[diff] [blame]85CONFIG_PHY_ROCKCHIP_INNO_USB2=y
Eugen Hristev1611a9b2023-05-17 13:01:02 +0300[diff] [blame]86CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
Eugen Hristevf79cda52023-05-29 13:01:36 +0300[diff] [blame]87CONFIG_PHY_ROCKCHIP_USBDP=y
Eugen Hristeve083ffe2023-05-15 16:44:03 +0300[diff] [blame]88CONFIG_SPL_PINCTRL=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]89CONFIG_REGULATOR_PWM=y
90CONFIG_PWM_ROCKCHIP=y
91CONFIG_SPL_RAM=y
92CONFIG_BAUDRATE=1500000
93CONFIG_DEBUG_UART_SHIFT=2
Jonas Karlman66688a52023-05-17 18:26:38 +0000[diff] [blame]94CONFIG_SYS_NS16550_MEM32=y
Jonas Karlmanadb78942023-05-18 15:39:30 +0000[diff] [blame]95CONFIG_ROCKCHIP_SFC=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]96CONFIG_SYSRESET=y
Eugen Hristev47206f12023-05-17 12:21:26 +0300[diff] [blame]97CONFIG_USB=y
Eugen Hristevf79cda52023-05-29 13:01:36 +0300[diff] [blame]98CONFIG_DM_USB_GADGET=y
99CONFIG_USB_XHCI_HCD=y
100# CONFIG_USB_XHCI_DWC3_OF_SIMPLE is not set
Eugen Hristev47206f12023-05-17 12:21:26 +0300[diff] [blame]101CONFIG_USB_EHCI_HCD=y
102CONFIG_USB_EHCI_GENERIC=y
103CONFIG_USB_OHCI_HCD=y
104CONFIG_USB_OHCI_GENERIC=y
Eugen Hristevf79cda52023-05-29 13:01:36 +0300[diff] [blame]105CONFIG_USB_DWC3=y
106CONFIG_USB_DWC3_GENERIC=y
107CONFIG_SPL_USB_DWC3_GENERIC=y
Eugen Hristev47206f12023-05-17 12:21:26 +0300[diff] [blame]108CONFIG_USB_HOST_ETHER=y
109CONFIG_USB_ETHER_ASIX=y
110CONFIG_USB_ETHER_ASIX88179=y
111CONFIG_USB_ETHER_LAN75XX=y
112CONFIG_USB_ETHER_LAN78XX=y
113CONFIG_USB_ETHER_MCS7830=y
114CONFIG_USB_ETHER_RTL8152=y
115CONFIG_USB_ETHER_SMSC95XX=y
Eugen Hristevf79cda52023-05-29 13:01:36 +0300[diff] [blame]116CONFIG_USB_GADGET=y
117CONFIG_USB_GADGET_PRODUCT_NUM=0x350b
118CONFIG_USB_GADGET_DOWNLOAD=y
119CONFIG_USB_FUNCTION_ROCKUSB=y
Eugen Hristev32f36cf2023-02-22 11:05:12 +0200[diff] [blame]120CONFIG_ERRNO_STR=y