Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 452bade26140c4599f2ad28a45c18c53f84ceaf4 / . / configs / am57xx_hs_evm_defconfig
blob: 2b1d6958b64f9193b6aeb9489c4230c769747866 [file] [log] [blame]
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_OMAP54XX=y
3CONFIG_TI_SECURE_DEVICE=y
Tom Rini947f71e2016-09-19 17:00:58 -0400[diff] [blame]4# CONFIG_SPL_NAND_SUPPORT is not set
Lokesh Vutla6c2cfdd2016-06-10 09:35:42 +0530[diff] [blame]5CONFIG_TARGET_AM57XX_EVM=y
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]6CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassb24fdca2016-09-12 23:18:58 -0600[diff] [blame]7CONFIG_SPL_SPI_SUPPORT=y
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]8CONFIG_SPL_STACK_R_ADDR=0x82000000
9CONFIG_DEFAULT_DEVICE_TREE="am57xx-beagle-x15"
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]10CONFIG_FIT=y
11CONFIG_OF_BOARD_SETUP=y
12CONFIG_SPL_LOAD_FIT=y
13CONFIG_SPL_FIT_IMAGE_POST_PROCESS=y
14CONFIG_FIT_IMAGE_POST_PROCESS=y
Simon Glassbd5618d2016-10-17 20:13:00 -0600[diff] [blame]15CONFIG_SYS_CONSOLE_INFO_QUIET=y
Heiko Schocher20ea7ab2016-09-09 08:12:49 +0200[diff] [blame]16CONFIG_VERSION_VARIABLE=y
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]17CONFIG_SPL=y
18CONFIG_SPL_STACK_R=y
Simon Glassc7e2b982016-09-12 23:18:33 -0600[diff] [blame]19CONFIG_SPL_DMA_SUPPORT=y
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]20CONFIG_HUSH_PARSER=y
Semen Protsenkoa79d7562016-10-24 18:41:13 +0300[diff] [blame]21CONFIG_FASTBOOT=y
22CONFIG_USB_FUNCTION_FASTBOOT=y
23CONFIG_CMD_FASTBOOT=y
24CONFIG_ANDROID_BOOT_IMAGE=y
25CONFIG_FASTBOOT_BUF_ADDR=0x82000000
26CONFIG_FASTBOOT_BUF_SIZE=0x2f000000
27CONFIG_FASTBOOT_USB_DEV=1
28CONFIG_FASTBOOT_FLASH=y
29CONFIG_FASTBOOT_FLASH_MMC_DEV=1
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]30CONFIG_CMD_BOOTZ=y
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]31# CONFIG_CMD_IMLS is not set
32CONFIG_CMD_ASKENV=y
33# CONFIG_CMD_FLASH is not set
34CONFIG_CMD_MMC=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]35CONFIG_CMD_SF=y
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]36CONFIG_CMD_SPI=y
37CONFIG_CMD_I2C=y
38CONFIG_CMD_USB=y
Sekhar Norid9cd14f2016-11-25 14:25:55 +0530[diff] [blame]39CONFIG_CMD_DFU=y
40CONFIG_DFU_RAM=y
41CONFIG_DFU_MMC=y
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]42CONFIG_CMD_GPIO=y
43# CONFIG_CMD_SETEXPR is not set
44CONFIG_CMD_DHCP=y
45CONFIG_CMD_MII=y
46CONFIG_CMD_PING=y
47CONFIG_CMD_EXT2=y
48CONFIG_CMD_EXT4=y
49CONFIG_CMD_EXT4_WRITE=y
50CONFIG_CMD_FAT=y
51CONFIG_CMD_FS_GENERIC=y
52CONFIG_OF_CONTROL=y
53CONFIG_DM=y
Simon Glass7b8492e2016-10-01 14:43:18 -0600[diff] [blame]54# CONFIG_BLK is not set
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]55CONFIG_DM_GPIO=y
56CONFIG_DM_I2C=y
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]57CONFIG_DM_MMC=y
Simon Glass0bf1f492016-10-01 14:43:19 -0600[diff] [blame]58# CONFIG_DM_MMC_OPS is not set
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]59CONFIG_DM_SPI_FLASH=y
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]60CONFIG_SPI_FLASH=y
61CONFIG_SPI_FLASH_BAR=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]62CONFIG_SPI_FLASH_SPANSION=y
63CONFIG_DM_SERIAL=y
Daniel Allred6ee85de2016-05-19 19:10:55 -0500[diff] [blame]64CONFIG_SYS_NS16550=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]65CONFIG_DM_SPI=y
66CONFIG_TI_QSPI=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]67CONFIG_USB=y
68CONFIG_USB_XHCI_HCD=y
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]69CONFIG_USB_XHCI_DWC3=y
Semen Protsenko1aefeda2016-10-24 18:41:12 +0300[diff] [blame]70CONFIG_USB_DWC3=y
71CONFIG_USB_DWC3_GADGET=y
72CONFIG_USB_DWC3_OMAP=y
73CONFIG_USB_DWC3_PHY_OMAP=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]74CONFIG_USB_STORAGE=y
Semen Protsenko1aefeda2016-10-24 18:41:12 +0300[diff] [blame]75CONFIG_USB_GADGET=y
76CONFIG_USB_GADGET_DOWNLOAD=y
77CONFIG_G_DNL_MANUFACTURER="Texas Instruments"
78CONFIG_G_DNL_VENDOR_NUM=0x0451
79CONFIG_G_DNL_PRODUCT_NUM=0xd022
Andreas Dannenbergc3f5c272016-06-13 18:25:16 -0500[diff] [blame]80CONFIG_SPL_OF_LIBFDT=y