Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a13a2aabe59a30e68e57744d1dceeef0cf569b9c / . / configs / ls1012afrwy_qspi_SECURE_BOOT_defconfig
blob: 8df3413a13f5ddb0c874ab26e11f17691b315616 [file] [log] [blame]
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AFRWY=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x40100000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]4CONFIG_NR_DRAM_BANKS=2
Ashish Kumar17f36a22020-04-29 17:42:03 +0530[diff] [blame]5CONFIG_ENV_SIZE=0x2000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_NXP_ESBC=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]7CONFIG_DM_GPIO=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]8CONFIG_FSL_LS_PPA=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-frwy"
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]10CONFIG_AHCI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]11CONFIG_DISTRO_DEFAULTS=y
12# CONFIG_SYS_MALLOC_F is not set
13CONFIG_FIT_VERBOSE=y
14CONFIG_OF_BOARD_SETUP=y
15CONFIG_OF_STDOUT_VIA_ALIAS=y
16CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
17CONFIG_QSPI_BOOT=y
18CONFIG_BOOTDELAY=10
19CONFIG_USE_BOOTARGS=y
20CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
21# CONFIG_DISPLAY_BOARDINFO is not set
22CONFIG_DISPLAY_BOARDINFO_LATE=y
23CONFIG_CMD_GREPENV=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]24CONFIG_CMD_MEMINFO=y
Michal Simeka9565e92020-05-04 15:26:20 +0200[diff] [blame]25CONFIG_CMD_MEMTEST=y
Ashok Reddy Soma41e8edf2020-05-04 15:26:21 +0200[diff] [blame]26CONFIG_SYS_MEMTEST_START=0x80000000
27CONFIG_SYS_MEMTEST_END=0x9fffffff
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]28CONFIG_CMD_GPT=y
29CONFIG_CMD_I2C=y
30CONFIG_CMD_MMC=y
31CONFIG_CMD_PCI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]32CONFIG_CMD_USB=y
33CONFIG_CMD_CACHE=y
34CONFIG_OF_CONTROL=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]35CONFIG_NET_RANDOM_ETHADDR=y
36CONFIG_DM=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]37CONFIG_SATA_CEVA=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]38CONFIG_DM_I2C=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]39CONFIG_DM_MMC=y
Yangbo Luadb19e12019-06-21 11:42:26 +0800[diff] [blame]40CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]41CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]42CONFIG_DM_SPI_FLASH=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]43# CONFIG_SPI_FLASH_BAR is not set
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]44CONFIG_SPI_FLASH_WINBOND=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]45CONFIG_FSL_PFE=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]46CONFIG_DM_ETH=y
47CONFIG_E1000=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]48CONFIG_PCI=y
49CONFIG_DM_PCI=y
50CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]51CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]52CONFIG_DM_RTC=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]53CONFIG_DM_SCSI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]54CONFIG_SYS_NS16550=y
Tom Riniac3de902018-10-02 13:02:22 -0400[diff] [blame]55CONFIG_SPI=y
56CONFIG_DM_SPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]57CONFIG_FSL_QSPI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]58CONFIG_USB=y
59CONFIG_DM_USB=y
60CONFIG_USB_XHCI_HCD=y
61CONFIG_USB_XHCI_DWC3=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]62CONFIG_RSA=y
63CONFIG_RSA_SOFTWARE_EXP=y