blob: 6be2ab5025a27ca0abe52547817bd628e44bc78d [file] [log] [blame]
Simon Glass2cffe662015-08-30 16:55:38 -06001if ARCH_ROCKCHIP
2
Heiko Stübner5c91e2b2016-07-16 00:17:15 +02003config ROCKCHIP_RK3036
4 bool "Support Rockchip RK3036"
5 select CPU_V7
Kever Yang0d3d7832016-07-19 21:16:59 +08006 select SUPPORT_SPL
7 select SPL
Heiko Stübner5c91e2b2016-07-16 00:17:15 +02008 help
9 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
10 including NEON and GPU, Mali-400 graphics, several DDR3 options
11 and video codec support. Peripherals include Gigabit Ethernet,
12 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
13
Heiko Stübneref6db5e2017-02-18 19:46:36 +010014config ROCKCHIP_RK3188
15 bool "Support Rockchip RK3188"
16 select CPU_V7
Ley Foon Tan48fcc4a2017-05-03 17:13:32 +080017 select SPL_BOARD_INIT if SPL
Heiko Stübneref6db5e2017-02-18 19:46:36 +010018 select SUPPORT_SPL
19 select SUPPORT_TPL
20 select SPL
21 select TPL
Heiko Stübner015f69a2017-04-06 00:19:36 +020022 select BOARD_LATE_INIT
Heiko Stübneref6db5e2017-02-18 19:46:36 +010023 select ROCKCHIP_BROM_HELPER
24 help
25 The Rockchip RK3188 is a ARM-based SoC with a quad-core Cortex-A9
26 including NEON and GPU, 512KB L2 cache, Mali-400 graphics, two
27 video interfaces, several memory options and video codec support.
28 Peripherals include Fast Ethernet, USB2 host and OTG, SDIO, I2S,
29 UART, SPI, I2C and PWMs.
30
Simon Glass2cffe662015-08-30 16:55:38 -060031config ROCKCHIP_RK3288
32 bool "Support Rockchip RK3288"
Andreas Färber6c427032016-07-14 05:09:26 +020033 select CPU_V7
Ley Foon Tan48fcc4a2017-05-03 17:13:32 +080034 select SPL_BOARD_INIT if SPL
Kever Yang0d3d7832016-07-19 21:16:59 +080035 select SUPPORT_SPL
36 select SPL
Simon Glass2cffe662015-08-30 16:55:38 -060037 help
38 The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
39 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
40 video interfaces supporting HDMI and eDP, several DDR3 options
41 and video codec support. Peripherals include Gigabit Ethernet,
Andreas Färber531e8e02016-11-02 18:03:01 +010042 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
Simon Glass2cffe662015-08-30 16:55:38 -060043
Kever Yangec02b3c2017-02-23 15:37:51 +080044config ROCKCHIP_RK3328
45 bool "Support Rockchip RK3328"
46 select ARM64
47 help
48 The Rockchip RK3328 is a ARM-based SoC with a quad-core Cortex-A53.
49 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
50 video interfaces supporting HDMI and eDP, several DDR3 options
51 and video codec support. Peripherals include Gigabit Ethernet,
52 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
53
Kever Yang0d3d7832016-07-19 21:16:59 +080054config ROCKCHIP_RK3399
55 bool "Support Rockchip RK3399"
56 select ARM64
Kever Yang16efdfd2017-02-22 16:56:38 +080057 select SUPPORT_SPL
58 select SPL
59 select SPL_SEPARATE_BSS
Philipp Tomsichc2448712017-03-15 12:08:44 +010060 select ENABLE_ARM_SOC_BOOT0_HOOK
Philipp Tomsich41029e62017-04-01 12:59:25 +020061 select DEBUG_UART_BOARD_INIT
Kever Yang0d3d7832016-07-19 21:16:59 +080062 help
63 The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
64 and quad-core Cortex-A53.
65 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
66 video interfaces supporting HDMI and eDP, several DDR3 options
67 and video codec support. Peripherals include Gigabit Ethernet,
68 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
69
Xu Ziyuan5401eb82016-07-12 19:09:49 +080070config ROCKCHIP_SPL_BACK_TO_BROM
71 bool "SPL returns to bootrom"
72 default y if ROCKCHIP_RK3036
Heiko Stübner355a8802017-02-18 19:46:25 +010073 select ROCKCHIP_BROM_HELPER
Xu Ziyuan5401eb82016-07-12 19:09:49 +080074 help
75 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
76 SPL will return to the boot rom, which will then load the U-Boot
77 binary to keep going on.
78
Kever Yange484f772017-04-20 17:03:46 +080079config ROCKCHIP_SPL_RESERVE_IRAM
80 hex "Size of IRAM reserved in SPL"
81 default 0x4000
82 help
83 SPL may need reserve memory for firmware loaded by SPL, whose load
84 address is in IRAM and may overlay with SPL text area if not
85 reserved.
86
Heiko Stübner355a8802017-02-18 19:46:25 +010087config ROCKCHIP_BROM_HELPER
88 bool
89
Sandy Pattersond70f0f32016-08-29 07:31:16 -040090config SPL_MMC_SUPPORT
91 default y if !ROCKCHIP_SPL_BACK_TO_BROM
92
huang lin1115b642015-11-17 14:20:27 +080093source "arch/arm/mach-rockchip/rk3036/Kconfig"
Heiko Stübneref6db5e2017-02-18 19:46:36 +010094source "arch/arm/mach-rockchip/rk3188/Kconfig"
Heiko Stübner5c91e2b2016-07-16 00:17:15 +020095source "arch/arm/mach-rockchip/rk3288/Kconfig"
Kever Yangec02b3c2017-02-23 15:37:51 +080096source "arch/arm/mach-rockchip/rk3328/Kconfig"
Kever Yang0d3d7832016-07-19 21:16:59 +080097source "arch/arm/mach-rockchip/rk3399/Kconfig"
Simon Glass2cffe662015-08-30 16:55:38 -060098endif