Blame - include/configs/exynos5-dt-common.h - filogic/uboot

blob: a87182ae8481a0ffd6ed78591c93d2a4d5d53249 [file] [log] [blame]

Tom Rini	10e4779	2018-05-06 17:58:06 -0400	[diff] [blame]	1	/* SPDX-License-Identifier: GPL-2.0+ */
Simon Glass	fbff18d	2014-10-07 22:01:47 -0600	[diff] [blame]	2	/*
				3	* Copyright (C) 2014 Google, Inc
				4	*
				5	* Configuration settings for generic Exynos 5 board
Simon Glass	fbff18d	2014-10-07 22:01:47 -0600	[diff] [blame]	6	*/
				7
				8	#ifndef __CONFIG_EXYNOS5_DT_COMMON_H
				9	#define __CONFIG_EXYNOS5_DT_COMMON_H
				10
Ian Campbell	3ecaa40	2014-11-09 10:44:32 +0000	[diff] [blame]	11	/* Console configuration */
				12	#undef EXYNOS_DEVICE_SETTINGS
				13	#define EXYNOS_DEVICE_SETTINGS \
				14	"stdin=serial,cros-ec-keyb\0" \
Simon Glass	a1015ad	2016-02-21 21:09:01 -0700	[diff] [blame]	15	"stdout=serial,vidconsole\0" \
				16	"stderr=serial,vidconsole\0"
Ian Campbell	3ecaa40	2014-11-09 10:44:32 +0000	[diff] [blame]	17
Simon Glass	73f6a53	2015-08-03 08:19:31 -0600	[diff] [blame]	18	#define CONFIG_EXYNOS5_DT
				19
Patrick Delaunay	5c95efb	2019-02-27 15:20:34 +0100	[diff] [blame]	20	#define CONFIG_SYS_SPI_BASE 0x12D30000
Simon Glass	0b18b80	2015-08-03 08:19:29 -0600	[diff] [blame]	21	#define FLASH_SIZE (4 << 20)
				22	#define CONFIG_ENV_OFFSET (FLASH_SIZE - CONFIG_ENV_SECT_SIZE)
				23	#define CONFIG_SPI_BOOTING
				24
				25	#define CONFIG_BOARD_COMMON
				26
				27	/* Display */
Simon Glass	0b18b80	2015-08-03 08:19:29 -0600	[diff] [blame]	28	#ifdef CONFIG_LCD
				29	#define CONFIG_EXYNOS_FB
				30	#define CONFIG_EXYNOS_DP
				31	#define LCD_BPP LCD_COLOR16
				32	#endif
Simon Glass	fbff18d	2014-10-07 22:01:47 -0600	[diff] [blame]	33
Simon Glass	fbff18d	2014-10-07 22:01:47 -0600	[diff] [blame]	34	/* Enable keyboard */
Simon Glass	fbff18d	2014-10-07 22:01:47 -0600	[diff] [blame]	35	#define CONFIG_KEYBOARD
				36
Simon Glass	fbff18d	2014-10-07 22:01:47 -0600	[diff] [blame]	37	#endif