Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 928eb5f719dc885da35385595b314f43b9d1fb9a / . / configs / socfpga_arria5_defconfig
blob: 9185af22c61cde71bb0bcfc247f9b53d4e545bb5 [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
Philip Oberfichtner5833e1b2022-08-17 15:07:12 +0200[diff] [blame]2CONFIG_SYS_L2_PL310=y
Masahiro Yamada144a3e02015-04-21 20:38:20 +0900[diff] [blame]3CONFIG_ARCH_SOCFPGA=y
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x4000000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]5CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
6CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x800000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x2000
8CONFIG_ENV_OFFSET=0x4400
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria5_socdk"
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]11CONFIG_DM_RESET=y
12CONFIG_SPL_STACK=0x0
Tom Rini27280b62024-11-12 13:45:12 -0600[diff] [blame]13CONFIG_SPL_TEXT_BASE=0xFFFF0000
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]14CONFIG_TARGET_SOCFPGA_ARRIA5_SOCDK=y
Simon Glass65831d92021-12-18 11:27:50 -0700[diff] [blame]15CONFIG_TIMESTAMP=y
Tom Rini8d3a5882023-10-02 13:58:20 -0400[diff] [blame]16CONFIG_FIT=y
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]17CONFIG_DISTRO_DEFAULTS=y
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]18# CONFIG_USE_BOOTCOMMAND is not set
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]19CONFIG_DEFAULT_FDT_FILE="socfpga_arria5_socdk.dtb"
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]20CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glassac3ee422016-10-17 20:12:59 -0600[diff] [blame]21CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
Simon Glass217652f2016-10-17 20:12:58 -0600[diff] [blame]22CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]23# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]24CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rini2bfc77a2022-03-23 17:20:08 -0400[diff] [blame]25CONFIG_CLOCKS=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]26CONFIG_SPL_PAD_TO=0x10000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]27CONFIG_SPL_NO_BSS_LIMIT=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]28# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Marek Vasute2542252018-04-07 16:05:27 +0200[diff] [blame]29CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]30CONFIG_SYS_SPI_U_BOOT_OFFS=0x40000
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]31CONFIG_SYS_MAXARGS=32
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]32CONFIG_CMD_ASKENV=y
33CONFIG_CMD_GREPENV=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]34CONFIG_CMD_DFU=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]35CONFIG_CMD_GPIO=y
36CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]37CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]38CONFIG_CMD_SPI=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]39CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]40CONFIG_CMD_USB_MASS_STORAGE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]41CONFIG_CMD_CACHE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]42CONFIG_CMD_EXT4_WRITE=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]43CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
Marek Vasutc0169f32019-10-02 18:54:45 +0200[diff] [blame]44CONFIG_MTDPARTS_DEFAULT="mtdparts=ff705000.spi.0:1m(u-boot),256k(env1),256k(env2),14848k(boot),16m(rootfs),-@1536k(UBI)"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]45CONFIG_CMD_UBI=y
Tom Rini2cbc1202018-04-28 10:45:55 -0400[diff] [blame]46# CONFIG_ISO_PARTITION is not set
47# CONFIG_EFI_PARTITION is not set
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]48CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]49CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]50CONFIG_VERSION_VARIABLE=y
Simon Glassc08ebf62016-02-22 22:55:40 -0700[diff] [blame]51CONFIG_SPL_DM_SEQ_ALIAS=y
Tom Rini265c7da2016-09-19 13:31:30 -0400[diff] [blame]52CONFIG_DFU_MMC=y
Aswath Govindrajucc13c5d2021-06-01 16:51:47 +0530[diff] [blame]53CONFIG_SYS_DFU_DATA_BUF_SIZE=0x1000000
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]54CONFIG_DWAPB_GPIO=y
Dinh Nguyena75fcc12018-04-04 17:18:21 -0500[diff] [blame]55CONFIG_DM_I2C=y
Stefan Roese78077b62016-04-28 09:47:18 +0200[diff] [blame]56CONFIG_SYS_I2C_DW=y
Tom Rini91735482022-10-28 20:27:05 -0400[diff] [blame]57CONFIG_SYS_MMC_MAX_BLK_COUNT=256
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]58CONFIG_MMC_DW=y
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]59CONFIG_SPI_FLASH_SPANSION=y
60CONFIG_SPI_FLASH_STMICRO=y
Simon Glassc08ebf62016-02-22 22:55:40 -0700[diff] [blame]61# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Frieder Schrempfd7be62c2019-10-23 07:41:20 +0000[diff] [blame]62CONFIG_SPI_FLASH_MTD=y
Alexandru Gagniuc4e24ff62017-08-01 17:20:00 -0700[diff] [blame]63CONFIG_PHY_MICREL=y
64CONFIG_PHY_MICREL_KSZ90X1=y
Marek Vasutbac88952015-08-19 07:44:39 +0200[diff] [blame]65CONFIG_ETH_DESIGNWARE=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]66CONFIG_MII=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]67CONFIG_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]68CONFIG_CADENCE_QSPI=y
69CONFIG_DESIGNWARE_SPI=y
Marek Vasut52e8aa22015-12-05 19:24:22 +0100[diff] [blame]70CONFIG_USB=y
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]71CONFIG_USB_DWC2=y
Sam Protsenkob084b0c2016-03-25 16:39:47 +0200[diff] [blame]72CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]73CONFIG_USB_GADGET_MANUFACTURER="altera"
74CONFIG_USB_GADGET_VENDOR_NUM=0x0525
75CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
Sam Protsenkob4a0bf72016-04-13 14:20:25 +0300[diff] [blame]76CONFIG_USB_GADGET_DWC2_OTG=y
Sam Protsenko4d2439d2016-04-13 14:20:26 +0300[diff] [blame]77CONFIG_USB_GADGET_DOWNLOAD=y
Simon Goldschmidtfe6275f2019-10-05 22:10:11 +0200[diff] [blame]78# CONFIG_SPL_WDT is not set
Tom Rini1f173632022-11-16 13:10:38 -0500[diff] [blame]79CONFIG_SYS_TIMER_COUNTS_DOWN=y