blob: eeca9caf8bcb9a6cd422e6ca432a100e8158c056 [file] [log] [blame]
Mike Frysinger03783552008-10-12 21:30:48 -04001/*
2 * U-boot - Configuration file for BF526 EZBrd board
3 */
4
5#ifndef __CONFIG_BF526_EZBRD_H__
6#define __CONFIG_BF526_EZBRD_H__
7
Mike Frysinger18a407c2009-04-24 17:22:40 -04008#include <asm/config-pre.h>
Mike Frysinger03783552008-10-12 21:30:48 -04009
10
11/*
12 * Processor Settings
13 */
Mike Frysinger03783552008-10-12 21:30:48 -040014#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_PARA
15
16
17/*
18 * Clock Settings
19 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
20 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
21 */
22/* CONFIG_CLKIN_HZ is any value in Hz */
23#define CONFIG_CLKIN_HZ 25000000
24/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
25/* 1 = CLKIN / 2 */
26#define CONFIG_CLKIN_HALF 0
27/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
28/* 1 = bypass PLL */
29#define CONFIG_PLL_BYPASS 0
30/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
31/* Values can range from 0-63 (where 0 means 64) */
32#define CONFIG_VCO_MULT 16
33/* CCLK_DIV controls the core clock divider */
34/* Values can be 1, 2, 4, or 8 ONLY */
35#define CONFIG_CCLK_DIV 1
36/* SCLK_DIV controls the system clock divider */
37/* Values can range from 1-15 */
38#define CONFIG_SCLK_DIV 5
39
40
41/*
42 * Memory Settings
43 */
44/* This board has a 64meg MT48H32M16 */
45#define CONFIG_MEM_ADD_WDTH 10
46#define CONFIG_MEM_SIZE 64
47
48#define CONFIG_EBIU_SDRRC_VAL 0x0267
49#define CONFIG_EBIU_SDGCTL_VAL (SCTLE | CL_2 | PASR_ALL | TRAS_6 | TRP_4 | TRCD_2 | TWR_2 | PSS)
50
51#define CONFIG_EBIU_AMGCTL_VAL (AMCKEN | AMBEN_ALL)
52#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_15 | B1RAT_15 | B1HT_3 | B1RDYPOL | B0WAT_15 | B0RAT_15 | B0HT_3 | B0RDYPOL)
53#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_15 | B3RAT_15 | B3HT_3 | B3RDYPOL | B2WAT_15 | B2RAT_15 | B2HT_3 | B2RDYPOL)
54
55#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
56#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
57
58
59/*
60 * NAND Settings
61 * (can't be used same time as ethernet)
62 */
63#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
64#define CONFIG_BFIN_NFC
65#endif
66#ifdef CONFIG_BFIN_NFC
67#define CONFIG_BFIN_NFC_CTL_VAL 0x0033
68#define CONFIG_DRIVER_NAND_BFIN
69#define CONFIG_SYS_NAND_BASE 0 /* not actually used */
70#define CONFIG_SYS_MAX_NAND_DEVICE 1
71#define NAND_MAX_CHIPS 1
72#define CONFIG_CMD_NAND
73#endif
74
75
76/*
77 * Network Settings
78 */
79#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__) && \
80 !defined(__ADSPBF524__) && !defined(__ADSPBF525__) && !defined(CONFIG_BFIN_NFC)
81#define ADI_CMDS_NETWORK 1
82#define CONFIG_BFIN_MAC
83#define CONFIG_RMII
84#define CONFIG_NETCONSOLE 1
85#define CONFIG_NET_MULTI 1
86#endif
87#define CONFIG_HOSTNAME bf526-ezbrd
88/* Uncomment next line to use fixed MAC address */
89/* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */
90
91
92/*
93 * Flash Settings
94 */
95#define CONFIG_FLASH_CFI_DRIVER
96#define CONFIG_SYS_FLASH_BASE 0x20000000
97#define CONFIG_SYS_FLASH_CFI
98#define CONFIG_SYS_FLASH_PROTECTION
99#define CONFIG_SYS_MAX_FLASH_BANKS 1
100#define CONFIG_SYS_MAX_FLASH_SECT 71
101
102
103/*
104 * SPI Settings
105 */
106#define CONFIG_BFIN_SPI
107#define CONFIG_ENV_SPI_MAX_HZ 30000000
Mike Frysinger9a4406462009-06-14 22:29:35 -0400108#define CONFIG_SF_DEFAULT_SPEED 30000000
Mike Frysinger03783552008-10-12 21:30:48 -0400109#define CONFIG_SPI_FLASH
110#define CONFIG_SPI_FLASH_SST
111
112
113/*
114 * Env Storage Settings
115 */
116#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)
117#define CONFIG_ENV_IS_IN_SPI_FLASH
118#define CONFIG_ENV_OFFSET 0x4000
119#define CONFIG_ENV_SIZE 0x2000
120#define CONFIG_ENV_SECT_SIZE 0x2000
121#else
122#define CONFIG_ENV_IS_IN_FLASH
123#define CONFIG_ENV_OFFSET 0x4000
124#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
125#define CONFIG_ENV_SIZE 0x2000
126#define CONFIG_ENV_SECT_SIZE 0x2000
127#endif
Mike Frysinger45b57bd2009-07-21 22:17:36 -0400128#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
Mike Frysinger03783552008-10-12 21:30:48 -0400129
130
131/*
132 * I2C Settings
133 */
134#define CONFIG_BFIN_TWI_I2C 1
135#define CONFIG_HARD_I2C 1
Mike Frysinger03783552008-10-12 21:30:48 -0400136
137
138/*
139 * USB Settings
140 */
141#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__)
142#define CONFIG_USB
143#define CONFIG_MUSB_HCD
144#define CONFIG_USB_BLACKFIN
145#define CONFIG_USB_STORAGE
146#define CONFIG_MUSB_TIMEOUT 100000
147#endif
148
149
150/*
151 * Misc Settings
152 */
153#define CONFIG_MISC_INIT_R
154#define CONFIG_RTC_BFIN
155#define CONFIG_UART_CONSOLE 1
156
157/* define to enable run status via led */
158/* #define CONFIG_STATUS_LED */
159#ifdef CONFIG_STATUS_LED
Mike Frysinger074d0422010-06-02 05:12:11 -0400160#define CONFIG_GPIO_LED
Mike Frysinger03783552008-10-12 21:30:48 -0400161#define CONFIG_BOARD_SPECIFIC_LED
Mike Frysinger03783552008-10-12 21:30:48 -0400162/* use LED0 to indicate booting/alive */
163#define STATUS_LED_BOOT 0
Mike Frysinger074d0422010-06-02 05:12:11 -0400164#define STATUS_LED_BIT GPIO_PF8
Mike Frysinger03783552008-10-12 21:30:48 -0400165#define STATUS_LED_STATE STATUS_LED_ON
166#define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 4)
167/* use LED1 to indicate crash */
168#define STATUS_LED_CRASH 1
Mike Frysinger074d0422010-06-02 05:12:11 -0400169#define STATUS_LED_BIT1 GPIO_PG11
Mike Frysinger03783552008-10-12 21:30:48 -0400170#define STATUS_LED_STATE1 STATUS_LED_ON
171#define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2)
Mike Frysinger074d0422010-06-02 05:12:11 -0400172/* #define STATUS_LED_BIT2 GPIO_PG12 */
Mike Frysinger03783552008-10-12 21:30:48 -0400173#endif
174
175
176/*
177 * Pull in common ADI header for remaining command/environment setup
178 */
179#include <configs/bfin_adi_common.h>
180
Mike Frysinger03783552008-10-12 21:30:48 -0400181#endif