Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8b2239c1ea24279585f09dbb4213570791266073 / . / configs / at91sam9g20ek_2mmc_defconfig
blob: 67dbca0b86ccb034635a89d12467727d96df8bd1 [file] [log] [blame]
Wu, Joshed8e2612015-01-19 15:25:56 +0800[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Masahiro Yamadaaf908ee2015-02-20 17:04:01 +0900[diff] [blame]3CONFIG_ARCH_AT91=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x21f00000
Wu, Joshed8e2612015-01-19 15:25:56 +0800[diff] [blame]5CONFIG_TARGET_AT91SAM9260EK=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]6CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
Markus Klotzbuecher7bd60e62019-05-15 15:15:54 +0200[diff] [blame]8CONFIG_ENV_SIZE=0x1000
9CONFIG_ENV_OFFSET=0x2000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_DM_GPIO=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]11CONFIG_DEBUG_UART_BOARD_INIT=y
12CONFIG_DEBUG_UART_BASE=0xfffff200
13CONFIG_DEBUG_UART_CLOCK=132000000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="at91sam9g20ek_2mmc"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]15CONFIG_DEBUG_UART=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]16CONFIG_SYS_EXTRA_OPTIONS="AT91SAM9G20,AT91SAM9G20EK_2MMC,SYS_USE_MMC"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]17CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]18CONFIG_USE_BOOTARGS=y
19CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro,256k(env),256k(env_redundant),256k(spare),512k(dtb),6M(kernel)ro,-(rootfs) root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait"
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]20# CONFIG_DISPLAY_BOARDINFO is not set
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]21CONFIG_SYS_PROMPT="U-Boot> "
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]22# CONFIG_CMD_BDI is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]23CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]24# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]25# CONFIG_CMD_LOADS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]26CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]27CONFIG_CMD_NAND=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]28CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]29# CONFIG_CMD_SOURCE is not set
30# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]31CONFIG_CMD_DHCP=y
32CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]33CONFIG_CMD_FAT=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]34CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]35CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]36CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]37CONFIG_DM=y
38CONFIG_CLK=y
39CONFIG_CLK_AT91=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]40CONFIG_AT91_GPIO=y
41CONFIG_DM_MMC=y
42CONFIG_GENERIC_ATMEL_MCI=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]43CONFIG_MTD=y
Miquel Raynald0935362019-10-03 19:50:03 +0200[diff] [blame]44CONFIG_MTD_RAW_NAND=y
Adam Ford9c519182018-07-08 08:11:07 -0500[diff] [blame]45CONFIG_NAND_ATMEL=y
Wenyou.Yang@microchip.come4ac71b2017-07-21 13:40:11 +0800[diff] [blame]46CONFIG_DM_SPI_FLASH=y
Wenyou.Yang@microchip.come4ac71b2017-07-21 13:40:11 +0800[diff] [blame]47CONFIG_SPI_FLASH_ATMEL=y
48CONFIG_SPI_FLASH_DATAFLASH=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]49CONFIG_DM_ETH=y
50CONFIG_MACB=y
51CONFIG_PINCTRL=y
52CONFIG_PINCTRL_AT91=y
53CONFIG_DM_SERIAL=y
Wenyou Yangde56d372017-04-18 15:18:49 +0800[diff] [blame]54CONFIG_DEBUG_UART_ANNOUNCE=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]55CONFIG_ATMEL_USART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]56CONFIG_SPI=y
Wenyou.Yang@microchip.come4ac71b2017-07-21 13:40:11 +0800[diff] [blame]57CONFIG_DM_SPI=y
Wenyou.Yang@microchip.com272167d2017-08-15 17:40:27 +0800[diff] [blame]58CONFIG_TIMER=y
59CONFIG_ATMEL_PIT_TIMER=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]60CONFIG_USB=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]61CONFIG_DM_USB=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]62CONFIG_USB_STORAGE=y