Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 4ddbadeba67623858434e20a966e168607aac7f1 / . / configs / sama5d2_xplained_emmc_defconfig
blob: 3865c66f9d23517b49abd977cd33876db15b76c5 [file] [log] [blame]
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]3CONFIG_ARCH_CPU_INIT=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]4CONFIG_ARCH_AT91=y
5CONFIG_SYS_TEXT_BASE=0x26f00000
6CONFIG_TARGET_SAMA5D2_XPLAINED=y
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]7CONFIG_SPL_GPIO=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]8CONFIG_SPL_LIBCOMMON_SUPPORT=y
9CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_ENV_SIZE=0x4000
11CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="at91-sama5d2_xplained"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]13CONFIG_SPL_TEXT_BASE=0x200000
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]14CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]15CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]16CONFIG_SPL_DRIVERS_MISC=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]17CONFIG_SPL=y
18CONFIG_DEBUG_UART_BOARD_INIT=y
19CONFIG_DEBUG_UART_BASE=0xf8020000
20CONFIG_DEBUG_UART_CLOCK=83000000
Tien Fong Chee6fd0a712019-01-23 14:20:03 +0800[diff] [blame]21CONFIG_SPL_FS_FAT=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]22CONFIG_SPL_LIBDISK_SUPPORT=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]23CONFIG_SYS_LOAD_ADDR=0x22000000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]24CONFIG_DEBUG_UART=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]25CONFIG_ENV_VARS_UBOOT_CONFIG=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame^]26CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
27CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x22003ee0
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]28CONFIG_FIT=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]29CONFIG_SD_BOOT=y
30CONFIG_BOOTDELAY=3
31CONFIG_USE_BOOTARGS=y
32CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk root=/dev/mmcblk0p2 rw rootwait"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]33CONFIG_USE_BOOTCOMMAND=y
34CONFIG_BOOTCOMMAND="fatload mmc 0:1 0x22000000 at91-sama5d2_xplained.dtb; fatload mmc 0:1 0x23000000 zImage; bootz 0x23000000 - 0x22000000"
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]35# CONFIG_DISPLAY_BOARDINFO is not set
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]36CONFIG_SPL_MAX_SIZE=0x10000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]37CONFIG_SPL_BSS_MAX_SIZE=0x80000
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]38CONFIG_HUSH_PARSER=y
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]39CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]40CONFIG_SYS_PBSIZE=276
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]41CONFIG_CMD_BOOTZ=y
Mihai Sainbb41f992021-09-02 15:21:08 +0300[diff] [blame]42CONFIG_CMD_DM=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]43# CONFIG_CMD_FLASH is not set
Tom Rinib3e3fe42021-12-27 13:53:48 +0000[diff] [blame]44CONFIG_CMD_GPIO=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]45CONFIG_CMD_I2C=y
46# CONFIG_CMD_LOADS is not set
47CONFIG_CMD_MMC=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]48CONFIG_CMD_USB=y
49CONFIG_CMD_DHCP=y
Tom Rini1c47c4a2022-02-25 11:19:50 -0500[diff] [blame]50CONFIG_BOOTP_BOOTFILESIZE=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]51CONFIG_CMD_PING=y
Eugen Hristev858f8d52021-05-26 16:05:57 +0300[diff] [blame]52CONFIG_CMD_HASH=y
53CONFIG_HASH_VERIFY=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]54CONFIG_CMD_EXT4=y
55CONFIG_CMD_FAT=y
56CONFIG_OF_CONTROL=y
57CONFIG_SPL_OF_CONTROL=y
58CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
59CONFIG_ENV_IS_IN_FAT=y
60CONFIG_ENV_FAT_DEVICE_AND_PART="0:1"
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]61CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]62CONFIG_DM=y
63CONFIG_SPL_DM=y
64CONFIG_SPL_DM_SEQ_ALIAS=y
65CONFIG_CLK=y
66CONFIG_SPL_CLK=y
67CONFIG_CLK_AT91=y
68CONFIG_AT91_UTMI=y
69CONFIG_AT91_H32MX=y
70CONFIG_AT91_GENERIC_CLK=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]71CONFIG_ATMEL_PIO4=y
72CONFIG_DM_I2C=y
73CONFIG_SYS_I2C_AT91=y
74CONFIG_I2C_EEPROM=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]75CONFIG_MMC_SDHCI=y
76CONFIG_MMC_SDHCI_ATMEL=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]77CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]78CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]79CONFIG_SF_DEFAULT_SPEED=30000000
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]80CONFIG_SPI_FLASH_ATMEL=y
Tudor Ambarus45d27642019-06-18 08:51:53 +0000[diff] [blame]81CONFIG_SPI_FLASH_MACRONIX=y
82CONFIG_SPI_FLASH_SPANSION=y
83CONFIG_SPI_FLASH_STMICRO=y
84CONFIG_SPI_FLASH_SST=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]85CONFIG_DM_ETH=y
86CONFIG_MACB=y
87CONFIG_PINCTRL=y
88CONFIG_SPL_PINCTRL=y
89CONFIG_PINCTRL_AT91PIO4=y
90CONFIG_DM_SERIAL=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]91CONFIG_DEBUG_UART_ANNOUNCE=y
92CONFIG_ATMEL_USART=y
93CONFIG_SPI=y
94CONFIG_DM_SPI=y
Tudor Ambarus45d27642019-06-18 08:51:53 +0000[diff] [blame]95CONFIG_ATMEL_QSPI=y
Sergiu Moga84567d42022-04-01 12:27:25 +0300[diff] [blame]96CONFIG_SYSRESET=y
97CONFIG_SPL_SYSRESET=y
Sergiu Moga84567d42022-04-01 12:27:25 +0300[diff] [blame]98CONFIG_SYSRESET_AT91=y
Tom Rini59d1a712022-05-05 14:47:31 -0400[diff] [blame]99CONFIG_TIMER=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]100CONFIG_SPL_TIMER=y
Clément Légerf26721b2022-03-31 10:55:10 +0200[diff] [blame]101CONFIG_ATMEL_TCB_TIMER=y
Eugen Hristev118141e2022-04-04 11:35:50 +0300[diff] [blame]102CONFIG_SPL_ATMEL_TCB_TIMER=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]103CONFIG_USB=y
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]104CONFIG_USB_EHCI_HCD=y
105CONFIG_USB_STORAGE=y
106CONFIG_USB_GADGET=y
107CONFIG_USB_GADGET_ATMEL_USBA=y
108CONFIG_DM_VIDEO=y
Anatolij Gustschindba36702020-02-04 22:43:06 +0100[diff] [blame]109# CONFIG_VIDEO_BPP8 is not set
110# CONFIG_VIDEO_BPP32 is not set
Codrin Ciubotariu8a07bf42018-08-21 12:52:22 +0300[diff] [blame]111CONFIG_ATMEL_HLCD=y
Eugen Hristev265b8f72018-10-08 10:20:04 +0300[diff] [blame]112CONFIG_W1=y
113CONFIG_W1_GPIO=y
114CONFIG_W1_EEPROM=y
115CONFIG_W1_EEPROM_DS24XXX=y
116CONFIG_OF_LIBFDT_OVERLAY=y