blob: 761edb6df58959a6dbeb3eff56a8e0913aceb81f [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Jean-Christophe PLAGNIOL-VILLARDf7e9f922009-05-22 20:23:51 +02002/*
Reinhard Meyerdb364ae2010-09-14 16:38:57 +02003 * (C) Copyright 2010
4 * Reinhard Meyer, reinhard.meyer@emk-elektronik.de
Jean-Christophe PLAGNIOL-VILLARDf7e9f922009-05-22 20:23:51 +02005 * (C) Copyright 2009
6 * Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
Jean-Christophe PLAGNIOL-VILLARDf7e9f922009-05-22 20:23:51 +02007 */
8
Jean-Christophe PLAGNIOL-VILLARDdf6d53b2009-05-31 14:53:18 +02009#include <common.h>
Simon Glass97589732020-05-10 11:40:02 -060010#include <init.h>
Simon Glassf5c208d2019-11-14 12:57:20 -070011#include <vsprintf.h>
Reinhard Meyerb06208c2010-11-07 13:26:14 +010012#include <asm/io.h>
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +020013#include <asm/arch/hardware.h>
Alexander Stein696c73b2010-09-13 08:26:39 +020014#include <asm/arch/at91_pit.h>
Reinhard Meyerdb364ae2010-09-14 16:38:57 +020015#include <asm/arch/at91_gpbr.h>
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +020016#include <asm/arch/clk.h>
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +020017
Achim Ehrlich443873d2010-02-24 10:29:16 +010018#ifndef CONFIG_SYS_AT91_MAIN_CLOCK
19#define CONFIG_SYS_AT91_MAIN_CLOCK 0
Jean-Christophe PLAGNIOL-VILLARDdf6d53b2009-05-31 14:53:18 +020020#endif
21
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +020022int arch_cpu_init(void)
23{
Achim Ehrlich443873d2010-02-24 10:29:16 +010024 return at91_clock_init(CONFIG_SYS_AT91_MAIN_CLOCK);
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +020025}
Jean-Christophe PLAGNIOL-VILLARDdf6d53b2009-05-31 14:53:18 +020026
Alexander Stein696c73b2010-09-13 08:26:39 +020027void arch_preboot_os(void)
28{
29 ulong cpiv;
Reinhard Meyere260d0b2010-11-03 15:39:55 +010030 at91_pit_t *pit = (at91_pit_t *) ATMEL_BASE_PIT;
Alexander Stein696c73b2010-09-13 08:26:39 +020031
32 cpiv = AT91_PIT_MR_PIV_MASK(readl(&pit->piir));
33
34 /*
35 * Disable PITC
36 * Add 0x1000 to current counter to stop it faster
37 * without waiting for wrapping back to 0
38 */
39 writel(cpiv + 0x1000, &pit->mr);
40}
41
Jean-Christophe PLAGNIOL-VILLARDdf6d53b2009-05-31 14:53:18 +020042#if defined(CONFIG_DISPLAY_CPUINFO)
43int print_cpuinfo(void)
44{
Heiko Schocher62cb1562015-06-29 09:10:46 +020045 char __maybe_unused buf[32];
Jean-Christophe PLAGNIOL-VILLARDdf6d53b2009-05-31 14:53:18 +020046
Reinhard Meyere260d0b2010-11-03 15:39:55 +010047 printf("CPU: %s\n", ATMEL_CPU_NAME);
Jean-Christophe PLAGNIOL-VILLARDdf6d53b2009-05-31 14:53:18 +020048 printf("Crystal frequency: %8s MHz\n",
49 strmhz(buf, get_main_clk_rate()));
50 printf("CPU clock : %8s MHz\n",
51 strmhz(buf, get_cpu_clk_rate()));
52 printf("Master clock : %8s MHz\n",
53 strmhz(buf, get_mck_clk_rate()));
54
55 return 0;
56}
57#endif