blob: 0994e9670b199e311f4ae6f21360ac5c11612cdc [file] [log] [blame]
wdenk4fc95692003-02-28 00:49:47 +00001/*
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +09002 * Copyright (C) 1996, 99 Ralf Baechle
3 * Copyright (C) 2000, 2002 Maciej W. Rozycki
4 * Copyright (C) 1990, 1999 by Silicon Graphics, Inc.
Daniel Schwierzecka5186532016-01-12 21:48:27 +01005 *
6 * SPDX-License-Identifier: GPL-2.0
wdenk4fc95692003-02-28 00:49:47 +00007 */
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +09008#ifndef _ASM_ADDRSPACE_H
9#define _ASM_ADDRSPACE_H
wdenk4fc95692003-02-28 00:49:47 +000010
Daniel Schwierzeckb01d3e12016-01-12 21:48:25 +010011#include <spaces.h>
12
wdenk4fc95692003-02-28 00:49:47 +000013/*
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +090014 * Configure language
15 */
16#ifdef __ASSEMBLY__
17#define _ATYPE_
18#define _ATYPE32_
19#define _ATYPE64_
20#define _CONST64_(x) x
21#else
22#define _ATYPE_ __PTRDIFF_TYPE__
23#define _ATYPE32_ int
24#define _ATYPE64_ __s64
25#ifdef CONFIG_64BIT
26#define _CONST64_(x) x ## L
27#else
28#define _CONST64_(x) x ## LL
29#endif
30#endif
31
32/*
33 * 32-bit MIPS address spaces
34 */
35#ifdef __ASSEMBLY__
36#define _ACAST32_
37#define _ACAST64_
38#else
39#define _ACAST32_ (_ATYPE_)(_ATYPE32_) /* widen if necessary */
40#define _ACAST64_ (_ATYPE64_) /* do _not_ narrow */
41#endif
42
43/*
44 * Returns the kernel segment base of a given address
45 */
46#define KSEGX(a) ((_ACAST32_ (a)) & 0xe0000000)
47
48/*
49 * Returns the physical address of a CKSEGx / XKPHYS address
50 */
51#define CPHYSADDR(a) ((_ACAST32_(a)) & 0x1fffffff)
52#define XPHYSADDR(a) ((_ACAST64_(a)) & \
Daniel Schwierzeckb01d3e12016-01-12 21:48:25 +010053 _CONST64_(0x0000ffffffffffff))
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +090054
55#ifdef CONFIG_64BIT
56
57/*
58 * Memory segments (64bit kernel mode addresses)
59 * The compatibility segments use the full 64-bit sign extended value. Note
60 * the R8000 doesn't have them so don't reference these in generic MIPS code.
61 */
62#define XKUSEG _CONST64_(0x0000000000000000)
63#define XKSSEG _CONST64_(0x4000000000000000)
64#define XKPHYS _CONST64_(0x8000000000000000)
65#define XKSEG _CONST64_(0xc000000000000000)
66#define CKSEG0 _CONST64_(0xffffffff80000000)
67#define CKSEG1 _CONST64_(0xffffffffa0000000)
68#define CKSSEG _CONST64_(0xffffffffc0000000)
69#define CKSEG3 _CONST64_(0xffffffffe0000000)
70
71#define CKSEG0ADDR(a) (CPHYSADDR(a) | CKSEG0)
72#define CKSEG1ADDR(a) (CPHYSADDR(a) | CKSEG1)
73#define CKSEG2ADDR(a) (CPHYSADDR(a) | CKSEG2)
74#define CKSEG3ADDR(a) (CPHYSADDR(a) | CKSEG3)
75
76#else
77
78#define CKSEG0ADDR(a) (CPHYSADDR(a) | KSEG0)
79#define CKSEG1ADDR(a) (CPHYSADDR(a) | KSEG1)
80#define CKSEG2ADDR(a) (CPHYSADDR(a) | KSEG2)
81#define CKSEG3ADDR(a) (CPHYSADDR(a) | KSEG3)
82
83/*
84 * Map an address to a certain kernel segment
85 */
86#define KSEG0ADDR(a) (CPHYSADDR(a) | KSEG0)
87#define KSEG1ADDR(a) (CPHYSADDR(a) | KSEG1)
88#define KSEG2ADDR(a) (CPHYSADDR(a) | KSEG2)
89#define KSEG3ADDR(a) (CPHYSADDR(a) | KSEG3)
90
91/*
wdenk4fc95692003-02-28 00:49:47 +000092 * Memory segments (32bit kernel mode addresses)
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +090093 * These are the traditional names used in the 32-bit universe.
wdenk4fc95692003-02-28 00:49:47 +000094 */
wdenk1ebf41e2004-01-02 14:00:00 +000095#define KUSEG 0x00000000
96#define KSEG0 0x80000000
97#define KSEG1 0xa0000000
98#define KSEG2 0xc0000000
99#define KSEG3 0xe0000000
wdenk4fc95692003-02-28 00:49:47 +0000100
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900101#define CKUSEG 0x00000000
102#define CKSEG0 0x80000000
103#define CKSEG1 0xa0000000
104#define CKSEG2 0xc0000000
105#define CKSEG3 0xe0000000
106
107#endif
wdenk4fc95692003-02-28 00:49:47 +0000108
109/*
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900110 * Cache modes for XKPHYS address conversion macros
wdenk4fc95692003-02-28 00:49:47 +0000111 */
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900112#define K_CALG_COH_EXCL1_NOL2 0
113#define K_CALG_COH_SHRL1_NOL2 1
114#define K_CALG_UNCACHED 2
115#define K_CALG_NONCOHERENT 3
116#define K_CALG_COH_EXCL 4
117#define K_CALG_COH_SHAREABLE 5
118#define K_CALG_NOTUSED 6
119#define K_CALG_UNCACHED_ACCEL 7
wdenk4fc95692003-02-28 00:49:47 +0000120
121/*
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900122 * 64-bit address conversions
wdenk4fc95692003-02-28 00:49:47 +0000123 */
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900124#define PHYS_TO_XKSEG_UNCACHED(p) PHYS_TO_XKPHYS(K_CALG_UNCACHED, (p))
125#define PHYS_TO_XKSEG_CACHED(p) PHYS_TO_XKPHYS(K_CALG_COH_SHAREABLE, (p))
126#define XKPHYS_TO_PHYS(p) ((p) & TO_PHYS_MASK)
127#define PHYS_TO_XKPHYS(cm, a) (_CONST64_(0x8000000000000000) | \
128 (_CONST64_(cm) << 59) | (a))
wdenk4fc95692003-02-28 00:49:47 +0000129
wdenk1ebf41e2004-01-02 14:00:00 +0000130/*
131 * Returns the uncached address of a sdram address
wdenk4ea537d2003-12-07 18:32:37 +0000132 */
133#ifndef __ASSEMBLY__
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +0900134#if defined(CONFIG_SOC_AU1X00) || defined(CONFIG_TB0229)
wdenk4ea537d2003-12-07 18:32:37 +0000135/* We use a 36 bit physical address map here and
136 cannot access physical memory directly from core */
137#define UNCACHED_SDRAM(a) (((unsigned long)(a)) | 0x20000000)
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +0900138#else /* !CONFIG_SOC_AU1X00 */
Zhi-zhou Zhangdc3c2512012-10-16 15:02:08 +0200139#define UNCACHED_SDRAM(a) CKSEG1ADDR(a)
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +0900140#endif /* CONFIG_SOC_AU1X00 */
wdenk4ea537d2003-12-07 18:32:37 +0000141#endif /* __ASSEMBLY__ */
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900142
wdenk4fc95692003-02-28 00:49:47 +0000143/*
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900144 * The ultimate limited of the 64-bit MIPS architecture: 2 bits for selecting
145 * the region, 3 bits for the CCA mode. This leaves 59 bits of which the
146 * R8000 implements most with its 48-bit physical address space.
wdenk4fc95692003-02-28 00:49:47 +0000147 */
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900148#define TO_PHYS_MASK _CONST64_(0x07ffffffffffffff) /* 2^^59 - 1 */
149
150#ifndef CONFIG_CPU_R8000
wdenk4fc95692003-02-28 00:49:47 +0000151
152/*
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900153 * The R8000 doesn't have the 32-bit compat spaces so we don't define them
154 * in order to catch bugs in the source code.
wdenk4fc95692003-02-28 00:49:47 +0000155 */
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900156
157#define COMPAT_K1BASE32 _CONST64_(0xffffffffa0000000)
158#define PHYS_TO_COMPATK1(x) ((x) | COMPAT_K1BASE32) /* 32-bit compat k1 */
159
160#endif
161
162#define KDM_TO_PHYS(x) (_ACAST64_ (x) & TO_PHYS_MASK)
163#define PHYS_TO_K0(x) (_ACAST64_ (x) | CAC_BASE)
wdenk4fc95692003-02-28 00:49:47 +0000164
Shinya Kuribayashi6c6b2612008-06-05 22:29:00 +0900165#endif /* _ASM_ADDRSPACE_H */