Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8169ecebd3ece34234452f2f6f8269920e1d1f10 / . / configs / T2080RDB_revD_defconfig
blob: fa852e4515fef791f8d7ec10ca0e2f65b0f67e06 [file] [log] [blame]
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]1CONFIG_PPC=y
2CONFIG_SYS_TEXT_BASE=0xEFF40000
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]3CONFIG_ENV_SIZE=0x2000
4CONFIG_ENV_SECT_SIZE=0x20000
5CONFIG_DEFAULT_DEVICE_TREE="t2080rdb"
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]6CONFIG_ENV_ADDR=0xEFF20000
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]7CONFIG_MPC85xx=y
8CONFIG_TARGET_T2080RDB=y
9CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Tom Rinia7fa9762022-06-15 12:03:45 -0400[diff] [blame]10CONFIG_ENABLE_36BIT_PHYS=y
Tom Rini2daaf642022-06-25 11:02:43 -0400[diff] [blame]11CONFIG_SYS_BOOK3E_HV=y
Tom Rini41e1a592022-06-27 13:35:46 -0400[diff] [blame]12CONFIG_SYS_CACHE_STASHING=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]13CONFIG_T2080RDB_REV_D=y
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]14CONFIG_PCIE1=y
15CONFIG_PCIE2=y
16CONFIG_PCIE3=y
17CONFIG_PCIE4=y
18CONFIG_VID=y
19CONFIG_VID_FLS_ENV="t208xrdb_vdd_mv"
20CONFIG_VOL_MONITOR_IR36021_READ=y
21CONFIG_VOL_MONITOR_IR36021_SET=y
Tom Rinibc7b0df2022-07-31 21:08:27 -0400[diff] [blame]22CONFIG_SYS_FSL_NUM_CC_PLLS=2
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]23CONFIG_SYS_MEMTEST_START=0x00200000
24CONFIG_SYS_MEMTEST_END=0x00400000
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]25CONFIG_MP=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]26CONFIG_FIT=y
27CONFIG_FIT_VERBOSE=y
28CONFIG_OF_BOARD_SETUP=y
29CONFIG_OF_STDOUT_VIA_ALIAS=y
30CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]31CONFIG_USE_BOOTCOMMAND=y
32CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
Tom Rinif05f9d82022-04-13 09:14:57 -0400[diff] [blame]33CONFIG_ARCH_MISC_INIT=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]34CONFIG_BOARD_EARLY_INIT_R=y
35CONFIG_HUSH_PARSER=y
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]36CONFIG_SYS_PBSIZE=276
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]37CONFIG_CMD_IMLS=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]38CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]39CONFIG_CMD_MEMTEST=y
40CONFIG_SYS_ALT_MEMTEST=y
41CONFIG_CMD_DM=y
42CONFIG_CMD_I2C=y
43CONFIG_CMD_MMC=y
44CONFIG_CMD_USB=y
45CONFIG_CMD_DHCP=y
46CONFIG_CMD_MII=y
47CONFIG_CMD_PING=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]48CONFIG_CMD_EXT2=y
49CONFIG_CMD_FAT=y
50CONFIG_CMD_MTDPARTS=y
51CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.1"
52CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.1:1m(uboot),5m(kernel),128k(dtb),-(user)"
53# CONFIG_CMD_IRQ is not set
54CONFIG_OF_CONTROL=y
55CONFIG_ENV_OVERWRITE=y
56CONFIG_ENV_IS_IN_FLASH=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]57CONFIG_USE_BOOTFILE=y
58CONFIG_BOOTFILE="uImage"
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]59CONFIG_USE_ETHPRIME=y
60CONFIG_ETHPRIME="FM1@DTSEC3"
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]61CONFIG_DM=y
Tom Rini276d75e2022-06-10 22:59:27 -0400[diff] [blame]62CONFIG_FSL_SATA_V2=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]63CONFIG_SYS_SATA_MAX_DEVICE=2
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]64CONFIG_FSL_CAAM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]65CONFIG_DDR_CLK_FREQ=133330000
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]66CONFIG_DDR_ECC=y
67CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]68CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]69CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]70CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]71CONFIG_SYS_I2C_FSL=y
72CONFIG_SYS_FSL_I2C_OFFSET=0x118000
73CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
74CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
75CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
76CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
77CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
78CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]79CONFIG_SYS_I2C_EEPROM_ADDR=0x50
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]80CONFIG_FSL_ESDHC=y
81CONFIG_MTD=y
82CONFIG_MTD_NOR_FLASH=y
83CONFIG_FLASH_CFI_DRIVER=y
84CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
Tom Rini302bd672022-07-23 13:04:55 -0400[diff] [blame]85CONFIG_SYS_FLASH_EMPTY_INFO=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]86CONFIG_FLASH_CFI_MTD=y
87CONFIG_SYS_FLASH_CFI=y
Tom Rini2e35d822022-07-23 13:05:05 -0400[diff] [blame]88CONFIG_SYS_FLASH_QUIET_TEST=y
Tom Rinid38112c2022-07-23 13:05:04 -0400[diff] [blame]89CONFIG_SYS_MAX_FLASH_SECT=1024
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]90CONFIG_DM_SPI_FLASH=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]91CONFIG_SF_DEFAULT_SPEED=10000000
92CONFIG_SPI_FLASH_STMICRO=y
93CONFIG_PHYLIB=y
94CONFIG_PHY_AQUANTIA=y
95CONFIG_PHY_CORTINA=y
Kuldeep Singh016965f2021-08-10 11:20:07 +0530[diff] [blame]96CONFIG_CORTINA_FW_ADDR=0xEFE00000
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]97CONFIG_PHY_REALTEK=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]98CONFIG_DM_MDIO=y
99CONFIG_E1000=y
100CONFIG_FMAN_ENET=y
Rajesh Bhagataec38012021-11-09 16:30:38 +0530[diff] [blame]101CONFIG_SYS_FMAN_FW_ADDR=0xEFF00000
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]102CONFIG_MII=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]103CONFIG_DM_PCI_COMPAT=y
104CONFIG_PCIE_FSL=y
105CONFIG_SYS_QE_FMAN_FW_IN_NOR=y
106CONFIG_DM_RTC=y
107CONFIG_RTC_DS1307=y
108CONFIG_SYS_NS16550=y
109CONFIG_SPI=y
110CONFIG_DM_SPI=y
111CONFIG_FSL_ESPI=y
112CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]113CONFIG_USB_EHCI_FSL=y
Tom Rinibde21702022-06-12 20:02:04 -0400[diff] [blame]114CONFIG_USB_MAX_CONTROLLER_COUNT=2
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]115CONFIG_USB_STORAGE=y
116CONFIG_ADDR_MAP=y
117CONFIG_SYS_NUM_ADDR_MAP=64