Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 80d0ce75175abc61e49fd1fa0bb035ff2cba2a39 / . / arch / arm / dts / imx6q-bosch-acc.dts
blob: 8263bfef9bf85dc7eab5bfdebda6933af92644ec [file] [log] [blame]
Philip Oberfichtner9d680d12022-05-19 13:52:48 +0200[diff] [blame]1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Support for the i.MX6-based Bosch ACC board.
4 *
5 * Copyright (C) 2016 Garz & Fricke GmbH
6 * Copyright (C) 2018 DENX Software Engineering GmbH, Heiko Schocher <hs@denx.de>
7 * Copyright (C) 2018 DENX Software Engineering GmbH, Niel Fourie <lusus@denx.de>
8 * Copyright (C) 2019-2021 Bosch Thermotechnik GmbH, Matthias Winker <matthias.winker@bosch.com>
9 * Copyright (C) 2022 DENX Software Engineering GmbH, Philip Oberfichtner <pro@denx.de>
10 */
11
12/dts-v1/;
13
14#include <dt-bindings/gpio/gpio.h>
15#include <dt-bindings/leds/common.h>
16#include "imx6q.dtsi"
17
18/ {
19 model = "Bosch ACC";
20 compatible = "bosch,imx6q-acc", "fsl,imx6q";
21
22 aliases {
23 i2c0 = &i2c1;
24 i2c1 = &i2c2;
25 i2c2 = &i2c3;
26 mmc0 = &usdhc4;
27 mmc1 = &usdhc2;
28 serial0 = &uart2;
29 serial1 = &uart1;
30 };
31
32 memory@10000000 {
33 device_type = "memory";
34 reg = <0x10000000 0x40000000>;
35 };
36
37 backlight_lvds: backlight-lvds {
38 compatible = "pwm-backlight";
39 pwms = <&pwm1 0 200000>;
40 brightness-levels = <0 61 499 1706 4079 8022 13938 22237 33328 47623 65535>;
41 num-interpolated-steps = <10>;
42 default-brightness-level = <60>;
43 power-supply = <&reg_lcd>;
44 };
45
46 panel {
47 compatible = "dataimage,fg1001l0dsswmg01";
48 backlight = <&backlight_lvds>;
49
50 port {
51 panel_in: endpoint {
52 remote-endpoint = <&lvds0_out>;
53 };
54 };
55 };
56
57 refclk: refclk {
58 compatible = "fixed-factor-clock";
59 #clock-cells = <0>;
60 clocks = <&clks IMX6QDL_CLK_CKO2>;
61 clock-div = <1>;
62 clock-mult = <1>;
63 clock-output-names = "12mhz_refclk";
64 assigned-clocks = <&clks IMX6QDL_CLK_CKO>,
65 <&clks IMX6QDL_CLK_CKO2>,
66 <&clks IMX6QDL_CLK_CKO2_SEL>;
67 assigned-clock-parents = <&clks IMX6QDL_CLK_CKO2>,
68 <&clks IMX6QDL_CLK_CKO2_PODF>,
69 <&clks IMX6QDL_CLK_OSC>;
70 assigned-clock-rates = <0>, <12000000>, <0>;
71 };
72
73 cpus {
74 cpu0: cpu@0 {
75 operating-points = <
76 /* kHz uV */
77 1200000 1275000
78 996000 1225000
79 852000 1225000
80 792000 1150000
81 396000 950000
82 >;
83 fsl,soc-operating-points = <
84 /* ARM kHz SOC-PU uV */
85 1200000 1225000
86 996000 1175000
87 852000 1175000
88 792000 1150000
89 396000 1150000
90 >;
91 };
92
93 cpu1: cpu@1 {
94 operating-points = <
95 /* kHz uV */
96 1200000 1275000
97 996000 1225000
98 852000 1225000
99 792000 1150000
100 396000 950000
101 >;
102 fsl,soc-operating-points = <
103 /* ARM kHz SOC-PU uV */
104 1200000 1225000
105 996000 1175000
106 852000 1175000
107 792000 1150000
108 396000 1150000
109 >;
110 };
111 };
112
113 pwm-leds {
114 compatible = "pwm-leds";
115
116 led_red: led-0 {
117 color = <LED_COLOR_ID_RED>;
118 max-brightness = <248>;
119 default-state = "off";
120 pwms = <&pwm2 0 500000>;
121 };
122
123 led_white: led-1 {
124 color = <LED_COLOR_ID_WHITE>;
125 max-brightness = <248>;
126 default-state = "off";
127 pwms = <&pwm3 0 500000>;
128 linux,default-trigger = "heartbeat";
129 };
130 };
131
132 gpio-leds {
133 compatible = "gpio-leds";
134 pinctrl-names = "default";
135 pinctrl-0 = <&pinctrl_reset_gpio_led>;
136
137 led-2 {
138 color = <LED_COLOR_ID_RED>;
139 gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
140 default-state = "off";
141 };
142 };
143
144 reg_5p0: regulator-5p0 {
145 compatible = "regulator-fixed";
146 regulator-name = "5p0";
147 };
148
149 reg_vin: regulator-vin {
150 compatible = "regulator-fixed";
151 regulator-name = "VIN";
152 regulator-min-microvolt = <4500000>;
153 regulator-max-microvolt = <4500000>;
154 regulator-always-on;
155 vin-supply = <&reg_5p0>;
156 };
157
158 reg_usb_otg_vbus: regulator-usb-otg-vbus {
159 compatible = "regulator-fixed";
160 regulator-name = "usb_otg_vbus";
161 regulator-min-microvolt = <5000000>;
162 regulator-max-microvolt = <5000000>;
163 };
164
165 reg_usb_h1_vbus: regulator-usb-h1-vbus {
166 compatible = "regulator-fixed";
167 regulator-name = "usb_h1_vbus";
168 regulator-min-microvolt = <5000000>;
169 regulator-max-microvolt = <5000000>;
170 regulator-always-on;
171 vin-supply = <&reg_5p0>;
172 };
173
174 reg_usb_h2_vbus: regulator-usb-h2-vbus {
175 compatible = "regulator-fixed";
176 regulator-name = "usb_h2_vbus";
177 regulator-min-microvolt = <5000000>;
178 regulator-max-microvolt = <5000000>;
179 vin-supply = <&reg_5p0> ;
180 regulator-always-on;
181 };
182
183 reg_vsnvs: regulator-vsnvs {
184 compatible = "regulator-fixed";
185 regulator-name = "VSNVS_3V0";
186 regulator-min-microvolt = <3000000>;
187 regulator-max-microvolt = <3000000>;
188 regulator-always-on;
189 vin-supply = <&reg_5p0>;
190 };
191
192 reg_lcd: regulator-lcd {
193 compatible = "regulator-fixed";
194 regulator-name = "LCD0 POWER";
195 regulator-min-microvolt = <5000000>;
196 regulator-max-microvolt = <5000000>;
197 pinctrl-names = "default";
198 pinctrl-0 = <&pinctrl_lcd_enable>;
199 gpio = <&gpio3 23 GPIO_ACTIVE_HIGH>;
200 enable-active-high;
201 regulator-boot-on;
202 };
203
204 reg_dac: regulator-dac {
205 compatible = "regulator-fixed";
206 regulator-name = "vref_dac";
207 regulator-min-microvolt = <20000>;
208 regulator-max-microvolt = <20000>;
209 vin-supply = <&reg_5p0> ;
210 regulator-boot-on;
211 };
212
213 reg_sw4: regulator-sw4 {
214 compatible = "regulator-fixed";
215 regulator-name = "SW4_3V3";
216 regulator-min-microvolt = <3300000>;
217 regulator-max-microvolt = <3300000>;
218 regulator-always-on;
219 vin-supply = <&reg_5p0>;
220 };
221
222 reg_sys: regulator-sys {
223 compatible = "regulator-fixed";
224 regulator-name = "SYS_4V2";
225 regulator-min-microvolt = <4200000>;
226 regulator-max-microvolt = <4200000>;
227 regulator-always-on;
228 vin-supply = <&reg_5p0>;
229 };
230};
231
232&reg_arm {
233 vin-supply = <&sw2_reg>;
234};
235
236&reg_soc {
237 vin-supply = <&sw1c_reg>;
238};
239
240&reg_vdd1p1 {
241 vin-supply = <&reg_vsnvs>;
242};
243
244&reg_vdd2p5 {
245 vin-supply = <&reg_vsnvs>;
246};
247
248&reg_vdd3p0 {
249 vin-supply = <&reg_vsnvs>;
250};
251
252&fec {
253 pinctrl-names = "default";
254 pinctrl-0 = <&pinctrl_enet>;
255 clocks = <&clks IMX6QDL_CLK_ENET>,
256 <&clks IMX6QDL_CLK_ENET>,
257 <&clks IMX6QDL_CLK_ENET>,
258 <&clks IMX6QDL_CLK_ENET_REF>;
259 clock-names = "ipg", "ahb", "ptp", "enet_out";
260 phy-mode = "rmii";
261 phy-supply = <&reg_sw4>;
262 phy-handle = <&ethphy>;
263 status = "okay";
264
265 mdio {
266 #address-cells = <1>;
267 #size-cells = <0>;
268
269 ethphy: ethernet-phy@0 {
270 compatible = "ethernet-phy-ieee802.3-c22";
271 reg = <0>;
272 interrupt-parent = <&gpio1>;
273 interrupts = <23 IRQ_TYPE_EDGE_FALLING>;
274 smsc,disable-energy-detect;
275 };
276 };
277};
278
279&gpu_vg {
280 status = "disabled";
281};
282
283&gpu_2d {
284 status = "disabled";
285};
286
287&i2c1 {
288 pinctrl-names = "default";
289 pinctrl-0 = <&pinctrl_i2c1>;
290 clock-frequency = <400000>;
291 status = "okay";
292
293 pmic: pmic@8 {
294 compatible = "fsl,pfuze100";
295 reg = <0x08>;
296
297 regulators {
298 sw1c_reg: sw1c {
299 regulator-name = "VDD_SOC (sw1abc)";
300 regulator-min-microvolt = <1275000>;
301 regulator-max-microvolt = <1500000>;
302 regulator-boot-on;
303 regulator-always-on;
304 regulator-ramp-delay = <6250>;
305 };
306
307 sw2_reg: sw2 {
308 regulator-name = "VDD_ARM (sw2)";
309 regulator-min-microvolt = <1050000>;
310 regulator-max-microvolt = <1500000>;
311 regulator-boot-on;
312 regulator-always-on;
313 regulator-ramp-delay = <6250>;
314 };
315
316 sw3a_reg: sw3a {
317 compatible = "regulator-fixed";
318 regulator-name = "DDR_1V5a";
319 regulator-boot-on;
320 regulator-always-on;
321
322 };
323
324 sw3b_reg: sw3b {
325 compatible = "regulator-fixed";
326 regulator-name = "DDR_1V5b";
327 regulator-boot-on;
328 regulator-always-on;
329
330 };
331
332 sw4_reg: sw4 {
333 regulator-name = "AUX 3V15 (sw4)";
334 regulator-min-microvolt = <800000>;
335 regulator-max-microvolt = <3300000>;
336 };
337
338 swbst_reg: swbst {
339 regulator-min-microvolt = <5000000>;
340 regulator-max-microvolt = <5150000>;
341 regulator-boot-on;
342 regulator-always-on;
343 status = "disabled";
344 };
345
346 snvs_reg: vsnvs {
347 regulator-min-microvolt = <1200000>;
348 regulator-max-microvolt = <3000000>;
349 regulator-boot-on;
350 regulator-always-on;
351 };
352
353 vref_reg: vrefddr {
354 regulator-boot-on;
355 regulator-always-on;
356 };
357
358 vgen1_reg: vgen1 {
359 regulator-min-microvolt = <800000>;
360 regulator-max-microvolt = <1550000>;
361 regulator-always-on;
362 };
363
364 vgen2_reg: vgen2 {
365 regulator-min-microvolt = <800000>;
366 regulator-max-microvolt = <1550000>;
367 regulator-always-on;
368 };
369
370 vgen3_reg: vgen3 {
371 regulator-min-microvolt = <1800000>;
372 regulator-max-microvolt = <3300000>;
373 regulator-always-on;
374 };
375
376 vgen4_reg: vgen4 {
377 regulator-min-microvolt = <1800000>;
378 regulator-max-microvolt = <3300000>;
379 regulator-always-on;
380 regulator-boot-on;
381 };
382
383 vgen5_reg: vgen5 {
384 regulator-min-microvolt = <1800000>;
385 regulator-max-microvolt = <3300000>;
386 regulator-always-on;
387 regulator-boot-on;
388 };
389
390 vgen6_reg: vgen6 {
391 regulator-min-microvolt = <1800000>;
392 regulator-max-microvolt = <3300000>;
393 regulator-always-on;
394 };
395 };
396 };
397
398 lm75: sensor@49 {
399 compatible = "national,lm75b";
400 pinctrl-names = "default";
401 pinctrl-0 = <&pinctrl_lm75>;
402 reg = <0x49>;
403 };
404
405 eeprom: eeprom@50 {
406 compatible = "atmel,24c32";
407 reg = <0x50>;
408 pagesize = <32>;
409 };
410
411 rtc: rtc@51 {
412 pinctrl-names = "default";
413 pinctrl-0 = <&pinctrl_rtc>;
414 compatible = "nxp,pcf8563";
415 reg = <0x51>;
416 };
417};
418
419&i2c2 {
420 pinctrl-names = "default";
421 pinctrl-0 = <&pinctrl_i2c2>;
422 clock-frequency = <100000>;
423 status = "okay";
424
425 eeprom_ext: eeprom@50 {
426 compatible = "atmel,24c32";
427 reg = <0x50>;
428 pagesize = <32>;
429 };
430};
431
432&i2c3 {
433 pinctrl-names = "default";
434 pinctrl-0 = <&pinctrl_i2c3>;
435 clock-frequency = <400000>;
436 status = "okay";
437
438 usb3503: usb@8 {
439 compatible = "smsc,usb3503";
440 pinctrl-names = "default";
441 pinctrl-0 = <&pinctrl_usb3503>;
442 reg = <0x08>;
443 connect-gpios = <&gpio1 16 GPIO_ACTIVE_HIGH>; /* Old: 0, SS: HIGH */
444 intn-gpios = <&gpio7 12 GPIO_ACTIVE_LOW>; /* Old: 1, SS: HIGH */
445 reset-gpios = <&gpio5 5 GPIO_ACTIVE_LOW>; /* Old: 0, SS: HIGH */
446 initial-mode = <1>;
447 clocks = <&refclk>;
448 clock-names = "refclk";
449 refclk-frequency = <12000000>;
450 };
451
452 exc3000: touchscreen@2a {
453 compatible = "eeti,exc3000";
454 reg = <0x2a>;
455 pinctrl-names = "default";
456 pinctrl-0 = <&pinctrl_ctouch>;
457 interrupt-parent = <&gpio4>;
458 interrupts = <6 IRQ_TYPE_LEVEL_LOW>;
459 touchscreen-size-x = <4096>;
460 touchscreen-size-y = <4096>;
461 };
462
463 vcnl4035: light-sensor@60 {
464 compatible = "vishay,vcnl4035";
465 pinctrl-names = "default";
466 pinctrl-0 = <&pinctrl_proximity>;
467 reg = <0x60>;
468 };
469};
470
471&ldb {
472 status = "okay";
473
474 lvds0: lvds-channel@0 {
475 fsl,data-mapping = "spwg";
476 fsl,data-width = <24>;
477
478 port@4 {
479 reg = <4>;
480
481 lvds0_out: endpoint {
482 remote-endpoint = <&panel_in>;
483 };
484 };
485 };
486};
487
488&pwm1 {
489 #pwm-cells = <2>;
490 pinctrl-names = "default";
491 pinctrl-0 = <&pinctrl_pwm1>;
492 status = "okay";
493};
494
495&pwm2 {
496 #pwm-cells = <2>;
497 pinctrl-names = "default";
498 pinctrl-0 = <&pinctrl_pwm2>;
499 status = "okay";
500};
501
502&pwm3 {
503 #pwm-cells = <2>;
504 pinctrl-names = "default";
505 pinctrl-0 = <&pinctrl_pwm3>;
506 status = "okay";
507};
508
509&pwm4 {
510 #pwm-cells = <2>;
511 pinctrl-names = "default";
512 pinctrl-0 = <&pinctrl_pwm4>;
513 status = "okay";
514};
515
516&uart1 {
517 pinctrl-names = "default";
518 pinctrl-0 = <&pinctrl_uart1>;
519 rts-gpios = <&gpio7 8 GPIO_ACTIVE_HIGH>;
520 linux,rs485-enabled-at-boot-time;
521 rs485-rx-during-tx;
522 status = "okay";
523};
524
525&uart2 {
526 pinctrl-names = "default";
527 pinctrl-0 = <&pinctrl_uart2>;
528 uart-has-rtscts;
529 status = "okay";
530};
531
532&usbh1 {
533 vbus-supply = <&reg_usb_h1_vbus>;
534 status = "okay";
535};
536
537&usbh2 {
538 pinctrl-names = "idle", "active";
539 pinctrl-0 = <&pinctrl_usbh2_idle>;
540 pinctrl-1 = <&pinctrl_usbh2_active>;
541 vbus-supply = <&reg_usb_h2_vbus>;
542 status = "okay";
543};
544
545&usbotg {
546 pinctrl-names = "default";
547 pinctrl-0 = <&pinctrl_usbotg>;
548 vbus-supply = <&reg_usb_otg_vbus>;
549 disable-over-current;
550 dr_mode = "otg";
551 srp-disable;
552 hnp-disable;
553 adp-disable;
554 status = "okay";
555};
556
Marcel Ziswiler5d4bcee2022-07-21 15:27:26 +0200[diff] [blame]557&usbphynop1 {
558 clocks = <&clks IMX6QDL_CLK_USBPHY1>;
559 clock-names = "main_clk";
560 vcc-supply = <&reg_usb_h1_vbus>;
561};
562
563&usbphynop2 {
564 vcc-supply = <&reg_usb_h2_vbus>;
565};
566
Philip Oberfichtner9d680d12022-05-19 13:52:48 +0200[diff] [blame]567&usdhc2 {
568 pinctrl-names = "default";
569 pinctrl-0 = <&pinctrl_usdhc2>;
570 cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
571 no-1-8-v;
572 keep-power-in-suspend;
Marcel Ziswiler5d4bcee2022-07-21 15:27:26 +0200[diff] [blame]573 wakeup-source;
Philip Oberfichtner9d680d12022-05-19 13:52:48 +0200[diff] [blame]574 voltage-ranges = <3300 3300>;
575 vmmc-supply = <&reg_sw4>;
576 fsl,wp-controller;
577 status = "okay";
578};
579
580&usdhc4 {
581 pinctrl-names = "default";
582 pinctrl-0 = <&pinctrl_usdhc4>;
583 bus-width = <8>;
584 non-removable;
585 no-1-8-v;
586 keep-power-in-suspend;
587 voltage-ranges = <3300 3300>;
588 vmmc-supply = <&reg_sw4>;
589 fsl,wp-controller;
590 status = "okay";
591};
592
593&wdog1 {
594 pinctrl-names = "default";
595 pinctrl-0 = <&pinctrl_wdog1>;
596 fsl,ext-reset-output;
Marcel Ziswiler5d4bcee2022-07-21 15:27:26 +0200[diff] [blame]597 timeout-sec = <10>;
Philip Oberfichtner9d680d12022-05-19 13:52:48 +0200[diff] [blame]598 status = "okay";
599};
600
601&iomuxc {
602 pinctrl_enet: enetgrp {
603 fsl,pins = <
604 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
605 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
606 MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x1b0b0
607 MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23 0x1b0b0 /* FEC INT */
608 MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER 0x1b0b0
609 MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x0001b098
610 MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x1b0b0
611 MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x1b0b0
612 MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x0001b098
613 MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x0001b098
614 MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
615 >;
616 };
617
618 pinctrl_reset_gpio_led: reset-gpio-led-grp {
619 fsl,pins = <
620 MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18 0x1b0b0
621 >;
622 };
623
624 pinctrl_i2c1: i2c1grp {
625 fsl,pins = <
626 MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
627 MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
628 >;
629 };
630
631 pinctrl_i2c2: i2c2grp {
632 fsl,pins = <
633 MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b810
634 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b810
635 >;
636 };
637
638 pinctrl_i2c3: i2c3grp {
639 fsl,pins = <
640 MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
641 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
642 >;
643 };
644
645 pinctrl_lcd_enable: lcdenablegrp {
646 fsl,pins = <
647 MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x1b0b0 /* lcd enable */
648 MX6QDL_PAD_EIM_D16__GPIO3_IO16 0x1b0b0 /* sel6_8 */
649 >;
650 };
651
652 pinctrl_lm75: lm75grp {
653 fsl,pins = <
654 MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 0x1b0b0
655 >;
656 };
657
658 pinctrl_proximity: proximitygrp {
659 fsl,pins = <
660 MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x1b0b0
661 >;
662 };
663
664 pinctrl_pwm1: pwm1grp {
665 fsl,pins = <
666 MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x0001b0b0
667 >;
668 };
669
670 pinctrl_pwm2: pwm2grp {
671 fsl,pins = <
672 MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x0001b0b0
673 >;
674 };
675
676 pinctrl_pwm3: pwm3grp {
677 fsl,pins = <
678 MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x0001b0b0
679 >;
680 };
681
682 pinctrl_pwm4: pwm4grp {
683 fsl,pins = <
684 MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x0001b0b0
685 >;
686 };
687
688 pinctrl_rtc: rtc-grp {
689 fsl,pins = <
690 MX6QDL_PAD_KEY_COL1__GPIO4_IO08 0x1b0b0 /* RTC INT */
691 >;
692 };
693
694 pinctrl_ctouch: ctouch-grp {
695 fsl,pins = <
696 MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x1b0b0 /* CTOUCH_INT */
697 MX6QDL_PAD_SD1_CLK__GPIO1_IO20 0x0001b0b0 /* CTOUCH_RESET */
698 >;
699 };
700
701 pinctrl_uart1: uart1grp {
702 fsl,pins = <
703 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
704 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
705 MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x0001b0b0
706 >;
707 };
708
709 pinctrl_uart2: uart2grp {
710 fsl,pins = <
711 MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA 0x1b0b1
712 MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA 0x1b0b1
713 MX6QDL_PAD_EIM_D28__UART2_CTS_B 0x1b0b1
714 MX6QDL_PAD_EIM_D29__UART2_RTS_B 0x1b0b1
715 >;
716 };
717
718 pinctrl_usbh2_idle: usbh2-idle-grp {
719 fsl,pins = <
720 MX6QDL_PAD_RGMII_TXC__USB_H2_DATA 0x00013018
721 MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE 0x00013018
722 >;
723 };
724
725 pinctrl_usbh2_active: usbh2-active-grp {
726 fsl,pins = <
727 MX6QDL_PAD_RGMII_TXC__USB_H2_DATA 0x00013018
728 MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE 0x00017018
729 >;
730 };
731
732 pinctrl_usb3503: usb3503-grp {
733 fsl,pins = <
734 MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1 0x00000018
735 MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x1b0b0 /* USB INT */
736 MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05 0x0001b0b0 /* USB Reset */
737 MX6QDL_PAD_SD1_DAT0__GPIO1_IO16 0x1b0b0 /* USB Connect */
738 >;
739 };
740
741 pinctrl_usbotg: usbotggrp {
742 fsl,pins = <
743 MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
744 >;
745 };
746
747 pinctrl_usdhc2: usdhc2grp {
748 fsl,pins = <
749 MX6QDL_PAD_SD2_CMD__SD2_CMD 0x00017069
750 MX6QDL_PAD_SD2_CLK__SD2_CLK 0x00010038
751 MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x00017069
752 MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x00017069
753 MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x00017069
754 MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x00017069
755 MX6QDL_PAD_GPIO_4__SD2_CD_B 0x0001b0b0
756 >;
757 };
758
759 pinctrl_usdhc4: usdhc4grp {
760 fsl,pins = <
761 MX6QDL_PAD_SD4_CMD__SD4_CMD 0x00017059
762 MX6QDL_PAD_SD4_CLK__SD4_CLK 0x00010059
763 MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x00017059
764 MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x00017059
765 MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x00017059
766 MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x00017059
767 MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x00017059
768 MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x00017059
769 MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x00017059
770 MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x00017059
771 >;
772 };
773
774 pinctrl_wdog1: wdoggrp {
775 fsl,pins = <
776 MX6QDL_PAD_GPIO_9__WDOG1_B 0x1b0b0
777 >;
778 };
779};