Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c676fa0f7f590b6cc26dc841ed0d6ca5634afa57 / . / configs / ls1088ardb_sdcard_qspi_SECURE_BOOT_defconfig
blob: 2bb9fdf75cef14be9cc06d6974fb22013c539837 [file] [log] [blame]
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]1CONFIG_ARM=y
Tom Rini92007cf2020-04-30 10:06:54 -0400[diff] [blame]2CONFIG_GIC_V3_ITS=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]3CONFIG_TARGET_LS1088ARDB=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x80400000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x202000
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=2
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x2000
Tom Rini3c0d7a22021-02-15 13:34:30 -0500[diff] [blame]10CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1088a-rdb"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]12CONFIG_SPL_TEXT_BASE=0x1800a000
Tom Rini6bef4ef2022-07-07 14:12:07 -0400[diff] [blame]13CONFIG_FSL_LS_PPA=y
14CONFIG_SPL_MMC=y
15CONFIG_SPL_SERIAL=y
16CONFIG_SPL_DRIVERS_MISC=y
17CONFIG_SPL=y
18CONFIG_NXP_ESBC=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]19CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rini89cdcab2021-12-12 22:12:31 -0500[diff] [blame]20CONFIG_VID=y
21CONFIG_SPL_VID=y
22CONFIG_VID_FLS_ENV="ls1088ardb_vdd_mv"
23CONFIG_VOL_MONITOR_LTC3882_READ=y
24CONFIG_VOL_MONITOR_LTC3882_SET=y
Tom Rinibc7b0df2022-07-31 21:08:27 -0400[diff] [blame]25CONFIG_SYS_FSL_NUM_CC_PLLS=3
Tom Rinie24547a2022-03-30 18:07:32 -0400[diff] [blame]26CONFIG_FSL_QIXIS=y
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]27CONFIG_SYS_MEMTEST_START=0x80000000
28CONFIG_SYS_MEMTEST_END=0x9fffffff
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]29CONFIG_DISTRO_DEFAULTS=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]30CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
31CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1800fff0
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]32# CONFIG_SYS_MALLOC_F is not set
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]33CONFIG_REMAKE_ELF=y
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]34CONFIG_MP=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]35CONFIG_FIT_VERBOSE=y
36CONFIG_OF_BOARD_SETUP=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]37CONFIG_SD_BOOT=y
Tom Rinia43bf4e2021-12-11 14:55:50 -0500[diff] [blame]38CONFIG_SD_BOOT_QSPI=y
Ashish Kumar15030bc2018-03-26 15:02:41 +0530[diff] [blame]39CONFIG_USE_BOOTARGS=y
40CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 ramdisk_size=0x3000000 default_hugepagesz=2m hugepagesz=2m hugepages=256"
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]41# CONFIG_USE_BOOTCOMMAND is not set
42# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]43CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]44CONFIG_MISC_INIT_R=y
Tom Rini356c6742022-03-18 08:38:20 -0400[diff] [blame]45CONFIG_RESET_PHY_R=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]46CONFIG_SPL_MAX_SIZE=0x16000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]47CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
48CONFIG_SPL_BSS_START_ADDR=0x80100000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]49CONFIG_SPL_BSS_MAX_SIZE=0x100000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]50# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
51CONFIG_SPL_STACK=0x18009ff0
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame]52CONFIG_SYS_SPL_MALLOC=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]53CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
54CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x8b0
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]55CONFIG_SPL_ENV_SUPPORT=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]56CONFIG_SPL_I2C=y
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]57CONFIG_SPL_MPC8XXX_INIT_DDR=y
Tom Rini06d06f72022-05-27 17:13:52 -0400[diff] [blame]58CONFIG_SPL_TARGET="u-boot-with-spl.bin"
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]59CONFIG_SYS_MAXARGS=64
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]60CONFIG_SYS_PBSIZE=532
Ashish Kumar15030bc2018-03-26 15:02:41 +0530[diff] [blame]61CONFIG_CMD_GREPENV=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]62CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]63CONFIG_CMD_MEMINFO=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]64CONFIG_CMD_MEMTEST=y
Ioana Ciorneie3801382020-03-18 16:47:47 +0200[diff] [blame]65CONFIG_CMD_DM=y
Tom Rini3c0d7a22021-02-15 13:34:30 -0500[diff] [blame]66CONFIG_CMD_GPIO=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]67CONFIG_CMD_I2C=y
68CONFIG_CMD_MMC=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]69CONFIG_CMD_NAND=y
70CONFIG_CMD_PCI=y
Ran Wangc58576a2018-05-02 15:08:14 +0800[diff] [blame]71CONFIG_CMD_USB=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]72# CONFIG_CMD_SETEXPR is not set
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]73CONFIG_CMD_CACHE=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]74CONFIG_OF_CONTROL=y
Kshitiz Varshney28400c72022-04-07 14:05:18 +0200[diff] [blame]75CONFIG_SPL_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]76CONFIG_ENV_OVERWRITE=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]77CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]78CONFIG_USE_ETHPRIME=y
79CONFIG_ETHPRIME="DPMAC1@xgmii"
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]80CONFIG_NET_RANDOM_ETHADDR=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]81CONFIG_SPL_DM=y
82CONFIG_SCSI_AHCI=y
Tom Rini9b384002021-04-21 15:32:27 -0400[diff] [blame]83# CONFIG_SPL_BLK is not set
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]84CONFIG_DDR_ECC=y
85CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]86CONFIG_MPC8XXX_GPIO=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]87CONFIG_SYS_I2C_LEGACY=y
Tom Rini1a195882021-08-18 23:12:33 -0400[diff] [blame]88CONFIG_SYS_MXC_I2C1_SPEED=40000000
89CONFIG_SYS_MXC_I2C2_SPEED=40000000
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]90CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Tom Rini9b384002021-04-21 15:32:27 -0400[diff] [blame]91# CONFIG_SPL_DM_MMC is not set
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]92CONFIG_FSL_ESDHC=y
Miquel Raynal72d7b8b2019-10-03 19:50:07 +0200[diff] [blame]93CONFIG_MTD=y
94CONFIG_MTD_RAW_NAND=y
Tom Rinia73788c2021-09-22 14:50:37 -0400[diff] [blame]95CONFIG_NAND_FSL_IFC=y
Tom Rinifdae0072021-09-22 14:50:34 -0400[diff] [blame]96CONFIG_SYS_NAND_ONFI_DETECTION=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]97CONFIG_DM_SPI_FLASH=y
Ashish Kumar9c536182019-04-24 18:15:10 +0530[diff] [blame]98# CONFIG_SPI_FLASH_BAR is not set
Ashish Kumar69803fc2018-01-29 12:11:20 +0530[diff] [blame]99CONFIG_SPI_FLASH_SPANSION=y
Ashish Kumar3c2065d2018-06-26 14:48:30 +0530[diff] [blame]100# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]101CONFIG_PHYLIB=y
102CONFIG_PHY_VITESSE=y
Tom Rini33ae6a72022-07-23 13:05:10 -0400[diff] [blame]103CONFIG_FSL_MEMAC=y
104CONFIG_SYS_MEMAC_LITTLE_ENDIAN=y
Tom Rinie141f562021-11-07 22:59:42 -0500[diff] [blame]105CONFIG_PHY_GIGE=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]106CONFIG_E1000=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]107CONFIG_MII=y
Vinitha V Pillaidd6c9ff2018-07-17 11:52:45 +0530[diff] [blame]108CONFIG_PCI=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]109CONFIG_PCIE_LAYERSCAPE_RC=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]110CONFIG_SCSI_AHCI_PLAT=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]111CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]112CONFIG_SPI=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]113CONFIG_DM_SPI=y
114CONFIG_FSL_DSPI=y
Ashish Kumar15150212018-10-12 14:45:59 +0530[diff] [blame]115CONFIG_FSL_QSPI=y
Ran Wangc58576a2018-05-02 15:08:14 +0800[diff] [blame]116CONFIG_USB=y
Ran Wangc58576a2018-05-02 15:08:14 +0800[diff] [blame]117CONFIG_USB_XHCI_HCD=y
118CONFIG_USB_XHCI_DWC3=y
119CONFIG_USB_DWC3=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]120CONFIG_RSA=y
121CONFIG_SPL_RSA=y