Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7cb867d5ce582b8ab75440ba3651fe62dc49dfe6 / . / configs / socfpga_de10_nano_defconfig
blob: 005d575ee77f1875deffd8d8aa53d64a8fbde4a0 [file] [log] [blame]
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]1CONFIG_ARM=y
Philip Oberfichtner5833e1b2022-08-17 15:07:12 +0200[diff] [blame]2CONFIG_SYS_L2_PL310=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]3CONFIG_ARCH_SOCFPGA=y
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x4000000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]5CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
6CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x800000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x2000
8CONFIG_ENV_OFFSET=0x4400
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_de10_nano"
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]11CONFIG_SPL_TEXT_BASE=0xFFFF0000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]12CONFIG_DM_RESET=y
13CONFIG_SPL_STACK=0x0
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]14CONFIG_TARGET_SOCFPGA_TERASIC_DE10_NANO=y
Simon Glass65831d92021-12-18 11:27:50 -0700[diff] [blame]15CONFIG_TIMESTAMP=y
Tom Rini8d3a5882023-10-02 13:58:20 -0400[diff] [blame]16CONFIG_FIT=y
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]17CONFIG_DISTRO_DEFAULTS=y
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]18# CONFIG_USE_BOOTCOMMAND is not set
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]19CONFIG_DEFAULT_FDT_FILE="socfpga_cyclone5_de10_nano.dtb"
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]20CONFIG_SYS_CONSOLE_IS_IN_ENV=y
21CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
22CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]23# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]24CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rini2bfc77a2022-03-23 17:20:08 -0400[diff] [blame]25CONFIG_CLOCKS=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]26CONFIG_SPL_PAD_TO=0x10000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]27CONFIG_SPL_NO_BSS_LIMIT=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]28# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Marek Vasute2542252018-04-07 16:05:27 +0200[diff] [blame]29CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]30CONFIG_SYS_SPI_U_BOOT_OFFS=0x40000
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]31CONFIG_SYS_MAXARGS=32
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]32CONFIG_CMD_ASKENV=y
33CONFIG_CMD_GREPENV=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]34CONFIG_CMD_DFU=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]35CONFIG_CMD_GPIO=y
36CONFIG_CMD_I2C=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]37CONFIG_CMD_MMC=y
38CONFIG_CMD_SPI=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]39CONFIG_CMD_USB=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]40CONFIG_CMD_USB_MASS_STORAGE=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]41CONFIG_CMD_CACHE=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]42CONFIG_CMD_EXT4_WRITE=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]43CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
Tom Rini2cbc1202018-04-28 10:45:55 -0400[diff] [blame]44# CONFIG_ISO_PARTITION is not set
45# CONFIG_EFI_PARTITION is not set
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]46CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]47CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]48CONFIG_VERSION_VARIABLE=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]49CONFIG_DFU_MMC=y
Aswath Govindrajucc13c5d2021-06-01 16:51:47 +0530[diff] [blame]50CONFIG_SYS_DFU_DATA_BUF_SIZE=0x1000000
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]51CONFIG_DWAPB_GPIO=y
Dinh Nguyena75fcc12018-04-04 17:18:21 -0500[diff] [blame]52CONFIG_DM_I2C=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]53CONFIG_SYS_I2C_DW=y
Tom Rini91735482022-10-28 20:27:05 -0400[diff] [blame]54CONFIG_SYS_MMC_MAX_BLK_COUNT=256
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]55CONFIG_MMC_DW=y
Frieder Schrempfd7be62c2019-10-23 07:41:20 +0000[diff] [blame]56CONFIG_SPI_FLASH_MTD=y
Alexandru Gagniuc4e24ff62017-08-01 17:20:00 -0700[diff] [blame]57CONFIG_PHY_MICREL=y
58CONFIG_PHY_MICREL_KSZ90X1=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]59CONFIG_ETH_DESIGNWARE=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]60CONFIG_MII=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]61CONFIG_SPI=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]62CONFIG_CADENCE_QSPI=y
63CONFIG_DESIGNWARE_SPI=y
64CONFIG_USB=y
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]65CONFIG_USB_DWC2=y
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]66CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]67CONFIG_USB_GADGET_MANUFACTURER="terasic"
68CONFIG_USB_GADGET_VENDOR_NUM=0x0525
69CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
Dalon Westergreen7a0fe0d2017-04-18 08:11:16 -0700[diff] [blame]70CONFIG_USB_GADGET_DWC2_OTG=y
71CONFIG_USB_GADGET_DOWNLOAD=y
Simon Goldschmidtfe6275f2019-10-05 22:10:11 +0200[diff] [blame]72# CONFIG_SPL_WDT is not set
Tom Rini1f173632022-11-16 13:10:38 -0500[diff] [blame]73CONFIG_SYS_TIMER_COUNTS_DOWN=y