blob: 103360d2480121a4d781998e18dbe86186e1523a [file] [log] [blame]
Gabor Juhos02c754a2013-05-22 03:57:37 +00001/*
2 * Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
3 *
Tom Rinifba23012013-07-24 09:34:30 -04004 * SPDX-License-Identifier: GPL-2.0
Gabor Juhos02c754a2013-05-22 03:57:37 +00005 */
6
Paul Burton10a74b52013-11-09 10:22:08 +00007#ifndef _MALTA_CONFIG_H
8#define _MALTA_CONFIG_H
Gabor Juhos02c754a2013-05-22 03:57:37 +00009
Gabor Juhos02c754a2013-05-22 03:57:37 +000010/*
11 * System configuration
12 */
Paul Burton10a74b52013-11-09 10:22:08 +000013#define CONFIG_MALTA
Gabor Juhos02c754a2013-05-22 03:57:37 +000014
Gabor Juhos5e195152013-10-24 14:32:00 +020015#define CONFIG_MEMSIZE_IN_BYTES
16
Gabor Juhos652ccee2013-05-22 03:57:42 +000017#define CONFIG_PCI_GT64120
Paul Burton234882c2013-11-08 11:18:50 +000018#define CONFIG_PCI_MSC01
Gabor Juhos439c50c2013-05-22 03:57:44 +000019#define CONFIG_PCNET
Paul Burtonf38eea62013-11-08 11:18:52 +000020#define CONFIG_PCNET_79C973
21#define PCNET_HAS_PROM
Gabor Juhos652ccee2013-05-22 03:57:42 +000022
Paul Burtonc028f9b2013-11-08 11:18:55 +000023#define CONFIG_MISC_INIT_R
24#define CONFIG_RTC_MC146818
25#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
26
Gabor Juhos02c754a2013-05-22 03:57:37 +000027/*
28 * CPU Configuration
29 */
30#define CONFIG_SYS_MHZ 250 /* arbitrary value */
31#define CONFIG_SYS_MIPS_TIMER_FREQ (CONFIG_SYS_MHZ * 1000000)
Gabor Juhos02c754a2013-05-22 03:57:37 +000032
Gabor Juhos02c754a2013-05-22 03:57:37 +000033/*
34 * Memory map
35 */
Gabor Juhosc1df3702013-11-12 16:47:32 +010036#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Gabor Juhos02c754a2013-05-22 03:57:37 +000037
Paul Burton825cfbd2016-05-26 14:49:36 +010038#ifdef CONFIG_64BIT
39# define CONFIG_SYS_SDRAM_BASE 0xffffffff80000000
40#else
41# define CONFIG_SYS_SDRAM_BASE 0x80000000
42#endif
Gabor Juhos02c754a2013-05-22 03:57:37 +000043#define CONFIG_SYS_MEM_SIZE (256 * 1024 * 1024)
44
45#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
46
Paul Burton825cfbd2016-05-26 14:49:36 +010047#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x01000000)
48#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + 0x00100000)
49#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x00800000)
Gabor Juhos02c754a2013-05-22 03:57:37 +000050
51#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
52#define CONFIG_SYS_BOOTPARAMS_LEN (128 * 1024)
Paul Burton657b9352013-11-26 17:45:28 +000053#define CONFIG_SYS_BOOTM_LEN (64 * 1024 * 1024)
Gabor Juhos02c754a2013-05-22 03:57:37 +000054
Gabor Juhos02c754a2013-05-22 03:57:37 +000055#define CONFIG_SYS_CBSIZE 256
56#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
57 sizeof(CONFIG_SYS_PROMPT) + 16)
58#define CONFIG_SYS_MAXARGS 16
59
60#define CONFIG_AUTO_COMPLETE
61#define CONFIG_CMDLINE_EDITING
62
63/*
64 * Serial driver
65 */
66#define CONFIG_BAUDRATE 115200
Paul Burton58ce2cc2016-05-17 07:43:27 +010067#define CONFIG_SYS_NS16550_PORT_MAPPED
Gabor Juhos02c754a2013-05-22 03:57:37 +000068
69/*
Gabor Juhos02c754a2013-05-22 03:57:37 +000070 * Flash configuration
71 */
Paul Burton825cfbd2016-05-26 14:49:36 +010072#ifdef CONFIG_64BIT
73# define CONFIG_SYS_FLASH_BASE 0xffffffffbe000000
74#else
75# define CONFIG_SYS_FLASH_BASE 0xbe000000
76#endif
Gabor Juhos2c434772013-05-22 03:57:39 +000077#define CONFIG_SYS_MAX_FLASH_BANKS 1
78#define CONFIG_SYS_MAX_FLASH_SECT 128
79#define CONFIG_SYS_FLASH_CFI
80#define CONFIG_FLASH_CFI_DRIVER
81#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
Gabor Juhos02c754a2013-05-22 03:57:37 +000082
83/*
Paul Burton60465222013-11-08 11:18:56 +000084 * Environment
85 */
86#define CONFIG_ENV_IS_IN_FLASH
87#define CONFIG_ENV_SECT_SIZE 0x20000
88#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
89#define CONFIG_ENV_ADDR \
90 (CONFIG_SYS_FLASH_BASE + (4 << 20) - CONFIG_ENV_SIZE)
91
92/*
Paul Burtonc6c38532015-01-29 10:38:20 +000093 * IDE/ATA
94 */
95#define CONFIG_SYS_IDE_MAXBUS 1
96#define CONFIG_SYS_IDE_MAXDEVICE 2
97#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_ISA_IO_BASE_ADDRESS
98#define CONFIG_SYS_ATA_IDE0_OFFSET 0x01f0
99#define CONFIG_SYS_ATA_DATA_OFFSET 0
100#define CONFIG_SYS_ATA_REG_OFFSET 0
101
102/*
Gabor Juhos02c754a2013-05-22 03:57:37 +0000103 * Commands
104 */
Paul Burtonc028f9b2013-11-08 11:18:55 +0000105#define CONFIG_CMD_DATE
Paul Burtonc6c38532015-01-29 10:38:20 +0000106#define CONFIG_CMD_IDE
Gabor Juhos652ccee2013-05-22 03:57:42 +0000107#define CONFIG_CMD_PCI
108
Gabor Juhos02c754a2013-05-22 03:57:37 +0000109#define CONFIG_SYS_LONGHELP /* verbose help, undef to save memory */
110
Paul Burton10a74b52013-11-09 10:22:08 +0000111#endif /* _MALTA_CONFIG_H */