blob: e31b77c0c0b7ce2b46d2792d2c4bbc78a4542fdd [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Tom McLeod91d024c2017-09-27 17:53:26 -07002/*
3 * (C) Copyright 2012 Xilinx
4 * (C) Copyright 2017 Opal Kelly Inc.
5 *
6 * Configuration settings for the SYZYGY Hub development board
7 * See zynq-common.h for Zynq common configs
Tom McLeod91d024c2017-09-27 17:53:26 -07008 */
9
10#ifndef __CONFIG_SYZYGY_HUB_H
11#define __CONFIG_SYZYGY_HUB_H
12
Tom McLeod91d024c2017-09-27 17:53:26 -070013#define CONFIG_EXTRA_ENV_SETTINGS \
14 "fit_image=fit.itb\0" \
15 "bitstream_image=download.bit\0" \
16 "loadbit_addr=0x1000000\0" \
17 "load_addr=0x2000000\0" \
18 "fit_size=0x800000\0" \
19 "flash_off=0x100000\0" \
20 "nor_flash_off=0xE2100000\0" \
21 "fdt_high=0x20000000\0" \
22 "initrd_high=0x20000000\0" \
23 "loadbootenv_addr=0x2000000\0" \
24 "fdt_addr_r=0x1f00000\0" \
25 "pxefile_addr_r=0x2000000\0" \
26 "kernel_addr_r=0x2000000\0" \
27 "scriptaddr=0x3000000\0" \
28 "ramdisk_addr_r=0x3100000\0" \
29 "bootenv=uEnv.txt\0" \
30 "bootenv_dev=mmc\0" \
31 "loadbootenv=load ${bootenv_dev} 0 ${loadbootenv_addr} ${bootenv}\0" \
32 "importbootenv=echo Importing environment from ${bootenv_dev} ...; " \
33 "env import -t ${loadbootenv_addr} $filesize\0" \
34 "bootenv_existence_test=test -e ${bootenv_dev} 0 /${bootenv}\0" \
35 "setbootenv=if env run bootenv_existence_test; then " \
36 "if env run loadbootenv; then " \
37 "env run importbootenv; " \
38 "fi; " \
39 "fi; \0" \
40 "sd_loadbootenv=set bootenv_dev mmc && " \
41 "run setbootenv \0" \
42 "usb_loadbootenv=set bootenv_dev usb && usb start && run setbootenv\0" \
43 "preboot=if test $modeboot = sdboot; then " \
44 "run sd_loadbootenv; " \
45 "echo Checking if uenvcmd is set ...; " \
46 "if test -n $uenvcmd; then " \
47 "echo Running uenvcmd ...; " \
48 "run uenvcmd; " \
49 "fi; " \
50 "fi; \0" \
51 "sdboot=echo Copying FPGA Bitstream from SD to RAM... && " \
52 "load mmc 0 ${loadbit_addr} ${bitstream_image} && " \
53 "echo Programming FPGA... && " \
54 "fpga loadb 0 ${loadbit_addr} ${filesize} && " \
55 "echo Copying FIT from SD to RAM... && " \
56 "load mmc 0 ${load_addr} ${fit_image} && " \
57 "bootm ${load_addr}\0" \
58 "jtagboot=echo TFTPing FIT to RAM... && " \
59 "tftpboot ${load_addr} ${fit_image} && " \
60 "bootm ${load_addr}\0" \
61 DFU_ALT_INFO \
62 BOOTENV
63
64#include <configs/zynq-common.h>
65
66#endif /* __CONFIG_SYZYGY_HUB_H */