blob: b277b3d8fda6a1b43cbab71df0f1b7073889ec4a [file] [log] [blame]
wdenk591dda52002-11-18 00:14:45 +00001/*
2 * (C) Copyright 2002
Albert ARIBAUD60fbc8d2011-08-04 18:45:45 +02003 * Daniel Engström, Omicron Ceti AB, daniel@omicron.se
wdenk591dda52002-11-18 00:14:45 +00004 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenk591dda52002-11-18 00:14:45 +00006 */
7
8#ifndef _PCI_I386_H_
Gabe Black67bb7b02012-10-10 13:12:57 +00009#define _PCI_I386_H_
wdenk591dda52002-11-18 00:14:45 +000010
Bin Meng39620f62015-02-02 22:35:25 +080011/* bus mapping constants (used for PCI core initialization) */
12#define PCI_REG_ADDR 0xcf8
13#define PCI_REG_DATA 0xcfc
14
15#define PCI_CFG_EN 0x80000000
16
17#ifndef __ASSEMBLY__
18
Graeme Russ883c6032011-11-08 02:33:15 +000019#define DEFINE_PCI_DEVICE_TABLE(_table) \
20 const struct pci_device_id _table[]
21
Simon Glass76805502014-11-12 22:42:11 -070022struct pci_controller;
23
Graeme Russ703ede52011-11-08 02:33:22 +000024void pci_setup_type1(struct pci_controller *hose);
Simon Glass76805502014-11-12 22:42:11 -070025
26/**
27 * board_pci_setup_hose() - Set up the PCI hose
28 *
29 * This is called by the common x86 PCI code to set up the PCI controller
30 * hose. It may be called when no memory/BSS is available so should just
31 * store things in 'hose' and not in BSS variables.
32 */
33void board_pci_setup_hose(struct pci_controller *hose);
Simon Glassa54d9812014-11-12 22:42:12 -070034
35/**
36 * pci_early_init_hose() - Set up PCI host before relocation
37 *
38 * This allocates memory for, sets up and returns the PCI hose. It can be
Bin Mengf1b81fc2014-12-30 22:53:21 +080039 * called before relocation. The hose will be stored in gd->hose for
Simon Glassa54d9812014-11-12 22:42:12 -070040 * later use, but will become invalid one DRAM is available.
41 */
42int pci_early_init_hose(struct pci_controller **hosep);
Simon Glassa205b1d2014-11-12 22:42:14 -070043
Simon Glass75a042b2014-11-14 18:18:28 -070044int board_pci_pre_scan(struct pci_controller *hose);
45int board_pci_post_scan(struct pci_controller *hose);
46
Simon Glassa205b1d2014-11-12 22:42:14 -070047/*
48 * Simple PCI access routines - these work from either the early PCI hose
49 * or the 'real' one, created after U-Boot has memory available
50 */
Simon Glass240d06d2015-03-05 12:25:15 -070051unsigned int x86_pci_read_config8(pci_dev_t dev, unsigned where);
52unsigned int x86_pci_read_config16(pci_dev_t dev, unsigned where);
53unsigned int x86_pci_read_config32(pci_dev_t dev, unsigned where);
Simon Glassa205b1d2014-11-12 22:42:14 -070054
Simon Glass240d06d2015-03-05 12:25:15 -070055void x86_pci_write_config8(pci_dev_t dev, unsigned where, unsigned value);
56void x86_pci_write_config16(pci_dev_t dev, unsigned where, unsigned value);
57void x86_pci_write_config32(pci_dev_t dev, unsigned where, unsigned value);
Simon Glassa205b1d2014-11-12 22:42:14 -070058
Bin Meng39620f62015-02-02 22:35:25 +080059#endif /* __ASSEMBLY__ */
60
61#endif /* _PCI_I386_H_ */