blob: 5d79d0ec58edc4a3b7b529095184508f8e7a1734 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Yusuke Godac77aa172008-03-05 14:30:02 +09002/*
3 * SH4 PCI Controller (PCIC) for U-Boot.
4 * (C) Dustin McIntire (dustin@sensoria.com)
Nobuhiro Iwamatsu7d180fd2008-03-24 01:53:01 +09005 * (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Yusuke Godac77aa172008-03-05 14:30:02 +09006 * (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
7 *
8 * u-boot/include/asm-sh/pci.h
Yusuke Godac77aa172008-03-05 14:30:02 +09009 */
10#ifndef _ASM_PCI_H_
11#define _ASM_PCI_H_
12
13#include <pci.h>
Nobuhiro Iwamatsu7d180fd2008-03-24 01:53:01 +090014#if defined(CONFIG_SH7751_PCI)
15int pci_sh7751_init(struct pci_controller *hose);
16#elif defined(CONFIG_SH7780_PCI)
Yusuke Godac77aa172008-03-05 14:30:02 +090017int pci_sh7780_init(struct pci_controller *hose);
18#else
19#error "Not support PCI."
20#endif
21
Nobuhiro Iwamatsue58917e2008-09-18 19:34:36 +090022int pci_sh4_init(struct pci_controller *hose);
Yusuke Godac77aa172008-03-05 14:30:02 +090023/* PCI dword read for sh4 */
24int pci_sh4_read_config_dword(struct pci_controller *hose,
25 pci_dev_t dev, int offset, u32 *value);
26
27/* PCI dword write for sh4 */
28int pci_sh4_write_config_dword(struct pci_controller *hose,
29 pci_dev_t dev, int offset, u32 value);
30
31#endif /* _ASM_PCI_H_ */