blob: f983f2d1b50bd4c599ad67eb98c17a4ca1e77b5f [file] [log] [blame]
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +09001/*
2 * Configuation settings for the Hitachi Solution Engine 7722
3 *
4 * Copyright (C) 2007 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +09007 */
8
9#ifndef __MS7722SE_H
10#define __MS7722SE_H
11
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090012#define CONFIG_CPU_SH7722 1
13#define CONFIG_MS7722SE 1
14
Nobuhiro Iwamatsu54d07ca2008-11-17 16:52:09 +090015#define CONFIG_CMD_JFFS2
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090016#define CONFIG_CMD_SDRAM
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090017
18#define CONFIG_BAUDRATE 115200
19#define CONFIG_BOOTDELAY 3
Wolfgang Denka1be4762008-05-20 16:00:29 +020020#define CONFIG_BOOTARGS "console=ttySC0,115200 root=1f01"
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090021
22#define CONFIG_VERSION_VARIABLE
23#undef CONFIG_SHOW_BOOT_PROGRESS
24
25/* SMC9111 */
Ben Warren0fd6aae2009-10-04 22:37:03 -070026#define CONFIG_SMC91111
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090027#define CONFIG_SMC91111_BASE (0xB8000000)
28
29/* MEMORY */
30#define MS7722SE_SDRAM_BASE (0x8C000000)
31#define MS7722SE_FLASH_BASE_1 (0xA0000000)
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090032#define MS7722SE_FLASH_BANK_SIZE (8*1024 * 1024)
33
Nobuhiro Iwamatsuea4a28602011-01-17 21:07:15 +090034#define CONFIG_SYS_TEXT_BASE 0x8FFC0000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020035#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020036#define CONFIG_SYS_CBSIZE 256 /* Buffer size for input from the Console */
37#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
38#define CONFIG_SYS_MAXARGS 16 /* max args accepted for monitor commands */
39#define CONFIG_SYS_BARGSIZE 512 /* Buffer size for Boot Arguments passed to kernel */
40#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate settings for this board */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090041
42/* SCIF */
Jean-Christophe PLAGNIOL-VILLARD6ce9ea62008-08-13 01:40:38 +020043#define CONFIG_SCIF_CONSOLE 1
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090044#define CONFIG_CONS_SCIF0 1
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020045#undef CONFIG_SYS_CONSOLE_INFO_QUIET /* Suppress display of console information at boot */
46#undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
47#undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090048
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020049#define CONFIG_SYS_MEMTEST_START (MS7722SE_SDRAM_BASE)
50#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090051
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020052#undef CONFIG_SYS_ALT_MEMTEST /* Enable alternate, more extensive, memory test */
53#undef CONFIG_SYS_MEMTEST_SCRATCH /* Scratch address used by the alternate memory test */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090054
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020055#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* Enable temporary baudrate change while serial download */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090056
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020057#define CONFIG_SYS_SDRAM_BASE (MS7722SE_SDRAM_BASE)
58#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024) /* maybe more, but if so u-boot doesn't know about it... */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090059
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020060#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024) /* default load address for scripts ?!? */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090061
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020062#define CONFIG_SYS_MONITOR_BASE (MS7722SE_FLASH_BASE_1) /* Address of u-boot image
Wolfgang Denka1be4762008-05-20 16:00:29 +020063 in Flash (NOT run time address in SDRAM) ?!? */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020064#define CONFIG_SYS_MONITOR_LEN (128 * 1024) /* */
65#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Size of DRAM reserved for malloc() use */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020066#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090067
68/* FLASH */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020069#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +020070#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020071#undef CONFIG_SYS_FLASH_QUIET_TEST
72#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090073
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020074#define CONFIG_SYS_FLASH_BASE (MS7722SE_FLASH_BASE_1) /* Physical start address of Flash memory */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090075
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020076#define CONFIG_SYS_MAX_FLASH_SECT 150 /* Max number of sectors on each
Wolfgang Denka1be4762008-05-20 16:00:29 +020077 Flash chip */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090078
79/* if you use all NOR Flash , you change dip-switch. Please see MS7722SE01 Manual. */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020080#define CONFIG_SYS_MAX_FLASH_BANKS 2
81#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE + (0 * MS7722SE_FLASH_BANK_SIZE), \
82 CONFIG_SYS_FLASH_BASE + (1 * MS7722SE_FLASH_BANK_SIZE), \
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090083 }
84
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020085#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000) /* Timeout for Flash erase operations (in ms) */
86#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000) /* Timeout for Flash write operations (in ms) */
87#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000) /* Timeout for Flash set sector lock bit operations (in ms) */
88#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000) /* Timeout for Flash clear lock bit operations (in ms) */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090089
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020090#undef CONFIG_SYS_FLASH_PROTECTION /* Use hardware flash sectors protection instead of U-Boot software protection */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090091
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020092#undef CONFIG_SYS_DIRECT_FLASH_TFTP
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090093
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +020094#define CONFIG_ENV_IS_IN_FLASH
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +090095#define CONFIG_ENV_OVERWRITE 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +020096#define CONFIG_ENV_SECT_SIZE (8 * 1024)
97#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020098#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (1 * CONFIG_ENV_SECT_SIZE))
99#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE) /* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200100#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200101#define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +0900102
103/* Board Clock */
104#define CONFIG_SYS_CLK_FREQ 33333333
Nobuhiro Iwamatsue6984492013-08-21 16:11:21 +0900105#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
106#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Jean-Christophe PLAGNIOL-VILLARD32e6acc2009-06-04 12:06:48 +0200107#define CONFIG_SYS_TMU_CLK_DIV (4) /* 4 (default), 16, 64, 256 or 1024 */
Nobuhiro Iwamatsudabcc0e2007-09-23 02:31:13 +0900108
109#endif /* __MS7722SE_H */