blob: be8feed124e8acfba5f2b5c424f21ba6d815e0be [file] [log] [blame]
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +09001/*
2 * Configuation settings for the Alpha Project AP-SH4A-4A board
3 *
4 * Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +09007 */
8
9#ifndef __AP_SH4A_4A_H
10#define __AP_SH4A_4A_H
11
12#undef DEBUG
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +090013#define CONFIG_CPU_SH7734 1
14#define CONFIG_AP_SH4A_4A 1
15#define CONFIG_400MHZ_MODE 1
16/* #define CONFIG_533MHZ_MODE 1 */
17
18#define CONFIG_BOARD_LATE_INIT
19#define CONFIG_SYS_TEXT_BASE 0x8BFC0000
20
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +090021#define CONFIG_CMD_SDRAM
22#define CONFIG_CMD_ENV
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +090023
24#define CONFIG_BAUDRATE 115200
25#define CONFIG_BOOTDELAY 3
26#define CONFIG_BOOTARGS "console=ttySC4,115200"
27
28#define CONFIG_VERSION_VARIABLE
29#undef CONFIG_SHOW_BOOT_PROGRESS
30
31/* Ether */
32#define CONFIG_SH_ETHER 1
33#define CONFIG_SH_ETHER_USE_PORT (0)
34#define CONFIG_SH_ETHER_PHY_ADDR (0x0)
35#define CONFIG_SH_ETHER_PHY_MODE (PHY_INTERFACE_MODE_GMII)
36#define CONFIG_SH_ETHER_SH7734_MII (0x02) /* GMII */
37#define CONFIG_PHYLIB
38#define CONFIG_PHY_MICREL 1
39#define CONFIG_BITBANGMII
40#define CONFIG_BITBANGMII_MULTI
41
42/* I2C */
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +090043#define CONFIG_SH_SH7734_I2C 1
44#define CONFIG_HARD_I2C 1
45#define CONFIG_I2C_MULTI_BUS 1
46#define CONFIG_SYS_MAX_I2C_BUS 2
47#define CONFIG_SYS_I2C_MODULE 0
48#define CONFIG_SYS_I2C_SPEED 400000 /* 400 kHz */
49#define CONFIG_SYS_I2C_SLAVE 0x50
50#define CONFIG_SH_I2C_DATA_HIGH 4
51#define CONFIG_SH_I2C_DATA_LOW 5
52#define CONFIG_SH_I2C_CLOCK 500000000
53#define CONFIG_SH_I2C_BASE0 0xFFC70000
54#define CONFIG_SH_I2C_BASE1 0xFFC71000
55
56/* undef to save memory */
57#define CONFIG_SYS_LONGHELP
58/* Monitor Command Prompt */
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +090059/* Buffer size for input from the Console */
60#define CONFIG_SYS_CBSIZE 256
61/* Buffer size for Console output */
62#define CONFIG_SYS_PBSIZE 256
63/* max args accepted for monitor commands */
64#define CONFIG_SYS_MAXARGS 16
65/* Buffer size for Boot Arguments passed to kernel */
66#define CONFIG_SYS_BARGSIZE 512
67/* List of legal baudrate settings for this board */
68#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
69
70/* SCIF */
71#define CONFIG_SCIF_CONSOLE 1
72#define CONFIG_SCIF 1
73#define CONFIG_CONS_SCIF4 1
74
75/* Suppress display of console information at boot */
76#undef CONFIG_SYS_CONSOLE_INFO_QUIET
77#undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
78#undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
79
80/* SDRAM */
81#define CONFIG_SYS_SDRAM_BASE (0x88000000)
82#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
83#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 * 1024)
84
85#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
86#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + CONFIG_SYS_SDRAM_SIZE)
87/* Enable alternate, more extensive, memory test */
88#undef CONFIG_SYS_ALT_MEMTEST
89/* Scratch address used by the alternate memory test */
90#undef CONFIG_SYS_MEMTEST_SCRATCH
91
92/* Enable temporary baudrate change while serial download */
93#undef CONFIG_SYS_LOADS_BAUD_CHANGE
94
95/* FLASH */
96#define CONFIG_FLASH_CFI_DRIVER 1
97#define CONFIG_SYS_FLASH_CFI
98#undef CONFIG_SYS_FLASH_QUIET_TEST
99#define CONFIG_SYS_FLASH_EMPTY_INFO
100#define CONFIG_SYS_FLASH_BASE (0xA0000000)
101#define CONFIG_SYS_MAX_FLASH_SECT 512
102
103/* if you use all NOR Flash , you change dip-switch. Please see Manual. */
104#define CONFIG_SYS_MAX_FLASH_BANKS 1
105#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
106
107/* Timeout for Flash erase operations (in ms) */
108#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
109/* Timeout for Flash write operations (in ms) */
110#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
111/* Timeout for Flash set sector lock bit operations (in ms) */
112#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
113/* Timeout for Flash clear lock bit operations (in ms) */
114#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
115
116/*
117 * Use hardware flash sectors protection instead
118 * of U-Boot software protection
119 */
120#undef CONFIG_SYS_FLASH_PROTECTION
121#undef CONFIG_SYS_DIRECT_FLASH_TFTP
122
123/* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */
124#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
125/* Monitor size */
126#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
127/* Size of DRAM reserved for malloc() use */
128#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +0900129#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
130
131/* ENV setting */
132#define CONFIG_ENV_IS_IN_FLASH
133#define CONFIG_ENV_OVERWRITE 1
134#define CONFIG_ENV_SECT_SIZE (128 * 1024)
135#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
136#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
137/* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
138#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
139#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
140
141/* Board Clock */
142#if defined(CONFIG_400MHZ_MODE)
143#define CONFIG_SYS_CLK_FREQ 50000000
144#else
145#define CONFIG_SYS_CLK_FREQ 44444444
146#endif
Nobuhiro Iwamatsue6984492013-08-21 16:11:21 +0900147#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
148#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +0900149#define CONFIG_SYS_TMU_CLK_DIV 4
Nobuhiro Iwamatsuaf2db2c2012-05-09 15:59:30 +0900150
151#endif /* __AP_SH4A_4A_H */