blob: 95ef9c0f069060569d57c78d8632a7aa075dbf31 [file] [log] [blame]
Michal Simek21d62e62007-03-27 00:32:16 +02001#
2# (C) Copyright 2007 Michal Simek
3#
4# Michal SIMEK <monstr@monstr.eu>
5#
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006# SPDX-License-Identifier: GPL-2.0+
Michal Simek952d5142007-03-11 13:42:58 +01007#
Stephan Linz2dd5cb12012-02-25 00:48:33 +00008# CAUTION: This file is a faked configuration !!!
9# There is no real target for the microblaze-generic
10# configuration. You have to replace this file with
11# the generated file from your Xilinx design flow.
Michal Simek952d5142007-03-11 13:42:58 +010012#
Michal Simek952d5142007-03-11 13:42:58 +010013
Michal Simek952d5142007-03-11 13:42:58 +010014PLATFORM_CPPFLAGS += -mno-xl-soft-mul
15PLATFORM_CPPFLAGS += -mno-xl-soft-div
16PLATFORM_CPPFLAGS += -mxl-barrel-shift