Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 96bdff53baf68ad2aac3fb58211bab4b1f8861d3 / . / configs / at91sam9g10ek_dataflash_cs3_defconfig
blob: 1c6b58ab6da9212c972c14ca55c212f7635dcef8 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Masahiro Yamadaaf908ee2015-02-20 17:04:01 +0900[diff] [blame]2CONFIG_ARCH_AT91=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x21f00000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]4CONFIG_TARGET_AT91SAM9261EK=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]6CONFIG_DEBUG_UART_BOARD_INIT=y
7CONFIG_DEBUG_UART_BASE=0xfffff200
8CONFIG_DEBUG_UART_CLOCK=100000000
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="at91sam9261ek"
10CONFIG_DEBUG_UART=y
Tom Rinif2260382018-08-16 08:16:24 -0400[diff] [blame]11CONFIG_NR_DRAM_BANKS=1
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]12CONFIG_SYS_EXTRA_OPTIONS="AT91SAM9G10,SYS_USE_DATAFLASH_CS3"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]13CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]14CONFIG_USE_BOOTARGS=y
15CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/mtdblock0 mtdparts=atmel_nand:-(root) rw rootfstype=jffs2"
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]16# CONFIG_CONSOLE_MUX is not set
17CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]18# CONFIG_DISPLAY_BOARDINFO is not set
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]19CONFIG_SYS_PROMPT="U-Boot> "
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]20# CONFIG_CMD_BDI is not set
21# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]22# CONFIG_CMD_LOADS is not set
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]23CONFIG_CMD_NAND=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]24CONFIG_CMD_SF=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]25CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]26# CONFIG_CMD_SOURCE is not set
27# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]28CONFIG_CMD_DHCP=y
29CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]30CONFIG_CMD_FAT=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]31CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]32CONFIG_ENV_IS_IN_SPI_FLASH=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]33CONFIG_DM=y
34CONFIG_CLK=y
35CONFIG_CLK_AT91=y
36CONFIG_DM_GPIO=y
37CONFIG_AT91_GPIO=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]38# CONFIG_MMC is not set
Adam Ford9c519182018-07-08 08:11:07 -0500[diff] [blame]39CONFIG_NAND=y
40CONFIG_NAND_ATMEL=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]41CONFIG_DM_SPI_FLASH=y
42CONFIG_SPI_FLASH=y
43CONFIG_SPI_FLASH_ATMEL=y
44CONFIG_SPI_FLASH_DATAFLASH=y
45CONFIG_PINCTRL=y
46CONFIG_PINCTRL_AT91=y
47CONFIG_DM_SERIAL=y
48CONFIG_DEBUG_UART_ATMEL=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]49CONFIG_DEBUG_UART_ANNOUNCE=y
50CONFIG_ATMEL_USART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]51CONFIG_SPI=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]52CONFIG_DM_SPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]53CONFIG_USB=y
54CONFIG_USB_STORAGE=y
Simon Glass169bb3b2016-10-17 20:12:56 -0600[diff] [blame]55CONFIG_LCD=y