blob: 99778e9a934bef97c199a8dfd55beafc0391a2a1 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Ying Zhang8876a512014-10-31 18:06:18 +08002/*
3 * Copyright 2014 Freescale Semiconductor, Inc.
Ying Zhang8876a512014-10-31 18:06:18 +08004 */
5
6#ifndef __VID_H_
7#define __VID_H_
8
9#define IR36021_LOOP1_MANUAL_ID_OFFSET 0x6A
10#define IR36021_LOOP1_VOUT_OFFSET 0x9A
11#define IR36021_MFR_ID_OFFSET 0x92
12#define IR36021_MFR_ID 0x43
Ying Zhang7ad5eff2016-01-22 12:15:12 +080013#define IR36021_INTEL_MODE_OOFSET 0x14
14#define IR36021_MODE_MASK 0x20
15#define IR36021_INTEL_MODE 0x00
16#define IR36021_AMD_MODE 0x20
Ying Zhang8876a512014-10-31 18:06:18 +080017
18/* step the IR regulator in 5mV increments */
19#define IR_VDD_STEP_DOWN 5
20#define IR_VDD_STEP_UP 5
21int adjust_vdd(ulong vdd_override);
22
23#endif /* __VID_H_ */