blob: 748b80254602d1c5e816b7b2c668836d364bdb0c [file] [log] [blame]
Nobuhiro Iwamatsuc6ccb472013-11-21 17:06:45 +09001/*
2 * arch/arm/include/asm/arch-rmobile/r8a7790.h
3 *
Nobuhiro Iwamatsu52b96742014-03-27 16:11:17 +09004 * Copyright (C) 2013,2014 Renesas Electronics Corporation
Nobuhiro Iwamatsuc6ccb472013-11-21 17:06:45 +09005 *
6 * SPDX-License-Identifier: GPL-2.0
Nobuhiro Iwamatsu52b96742014-03-27 16:11:17 +09007*/
Nobuhiro Iwamatsuc6ccb472013-11-21 17:06:45 +09008
9#ifndef __ASM_ARCH_R8A7790_H
10#define __ASM_ARCH_R8A7790_H
11
Nobuhiro Iwamatsu52b96742014-03-27 16:11:17 +090012#include "rcar-base.h"
Nobuhiro Iwamatsuc6ccb472013-11-21 17:06:45 +090013
Nobuhiro Iwamatsudc2c4f02014-11-06 16:03:47 +090014/* SH-I2C */
15#define CONFIG_SYS_I2C_SH_BASE2 0xE6520000
16#define CONFIG_SYS_I2C_SH_BASE3 0xE60B0000
17
Nobuhiro Iwamatsu5f4d2802014-12-02 16:52:22 +090018/* Module stop control/status register bits */
19#define MSTP0_BITS 0x00640801
20#define MSTP1_BITS 0xDB6E9BDF
21#define MSTP2_BITS 0x300DA1FC
22#define MSTP3_BITS 0xF08CF831
23#define MSTP4_BITS 0x80000184
24#define MSTP5_BITS 0x44C00046
25#define MSTP7_BITS 0x07F30718
26#define MSTP8_BITS 0x01F0FF84
27#define MSTP9_BITS 0xF5979FCF
28#define MSTP10_BITS 0xFFFEFFE0
29#define MSTP11_BITS 0x00000000
30
Nobuhiro Iwamatsu3ec5f862014-12-17 08:03:00 +090031/* SDHI */
32#define CONFIG_SYS_SH_SDHI1_BASE 0xEE120000
33#define CONFIG_SYS_SH_SDHI2_BASE 0xEE140000
34#define CONFIG_SYS_SH_SDHI3_BASE 0xEE160000
35#define CONFIG_SYS_SH_SDHI_NR_CHANNEL 4
36
Nobuhiro Iwamatsu06cadf12014-03-31 12:28:23 +090037#define R8A7790_CUT_ES2X 2
38#define IS_R8A7790_ES2() \
39 (rmobile_get_cpu_rev_integer() == R8A7790_CUT_ES2X)
40
Nobuhiro Iwamatsuc6ccb472013-11-21 17:06:45 +090041#endif /* __ASM_ARCH_R8A7790_H */