Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6daf90502897619543720afd9b44a4b2313eee01 / . / configs / at91sam9263ek_norflash_defconfig
blob: 04302f88e9b7987a6bb40b17e345bdf29abd2083 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Masahiro Yamadaaf908ee2015-02-20 17:04:01 +0900[diff] [blame]3CONFIG_ARCH_AT91=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x21F00000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]5CONFIG_TARGET_AT91SAM9263EK=y
Wenyou Yanga4952c12017-04-18 15:31:00 +0800[diff] [blame]6CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
Markus Klotzbuecher7bd60e62019-05-15 15:15:54 +0200[diff] [blame]8CONFIG_ENV_SIZE=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_ENV_SECT_SIZE=0x10000
10CONFIG_DM_GPIO=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]11CONFIG_DEBUG_UART_BOARD_INIT=y
12CONFIG_DEBUG_UART_BASE=0xffffee00
13CONFIG_DEBUG_UART_CLOCK=100000000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="at91sam9263ek"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]15CONFIG_DEBUG_UART=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]16CONFIG_SYS_EXTRA_OPTIONS="AT91SAM9263,SYS_USE_NORFLASH"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]17CONFIG_BOOTDELAY=3
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]18CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]19# CONFIG_DISPLAY_BOARDINFO is not set
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]20CONFIG_HUSH_PARSER=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]21CONFIG_SYS_PROMPT="U-Boot> "
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]22# CONFIG_CMD_BDI is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]23CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]24# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]25# CONFIG_CMD_LOADS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]26CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]27CONFIG_CMD_NAND=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]28CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]29# CONFIG_CMD_SOURCE is not set
30# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]31CONFIG_CMD_DHCP=y
32CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]33CONFIG_CMD_FAT=y
Wenyou Yanga4952c12017-04-18 15:31:00 +0800[diff] [blame]34CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]35CONFIG_ENV_IS_IN_FLASH=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]36CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]37CONFIG_ENV_ADDR=0x107E0000
38CONFIG_ENV_ADDR_REDUND=0x107D0000
Wenyou Yanga4952c12017-04-18 15:31:00 +0800[diff] [blame]39CONFIG_DM=y
40CONFIG_CLK=y
41CONFIG_CLK_AT91=y
Wenyou Yanga4952c12017-04-18 15:31:00 +0800[diff] [blame]42CONFIG_AT91_GPIO=y
43CONFIG_DM_MMC=y
44CONFIG_GENERIC_ATMEL_MCI=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]45CONFIG_MTD=y
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]46CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]47CONFIG_FLASH_CFI_DRIVER=y
48CONFIG_SYS_FLASH_CFI=y
Miquel Raynald0935362019-10-03 19:50:03 +0200[diff] [blame]49CONFIG_MTD_RAW_NAND=y
Stefan Roese23b37f92019-08-22 12:28:04 +0200[diff] [blame]50# CONFIG_SYS_NAND_USE_FLASH_BBT is not set
Adam Ford9c519182018-07-08 08:11:07 -0500[diff] [blame]51CONFIG_NAND_ATMEL=y
Wenyou.Yang@microchip.com67d4cad2017-07-21 13:40:09 +0800[diff] [blame]52CONFIG_DM_SPI_FLASH=y
Wenyou.Yang@microchip.com67d4cad2017-07-21 13:40:09 +0800[diff] [blame]53CONFIG_SPI_FLASH_ATMEL=y
54CONFIG_SPI_FLASH_DATAFLASH=y
Wenyou Yanga4952c12017-04-18 15:31:00 +0800[diff] [blame]55CONFIG_DM_ETH=y
56CONFIG_MACB=y
57CONFIG_PINCTRL=y
58CONFIG_PINCTRL_AT91=y
59CONFIG_DM_SERIAL=y
Wenyou Yang4a2c89a2017-04-18 15:31:02 +0800[diff] [blame]60CONFIG_DEBUG_UART_ANNOUNCE=y
Wenyou Yanga4952c12017-04-18 15:31:00 +0800[diff] [blame]61CONFIG_ATMEL_USART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]62CONFIG_SPI=y
Wenyou.Yang@microchip.com67d4cad2017-07-21 13:40:09 +0800[diff] [blame]63CONFIG_DM_SPI=y
Wenyou.Yang@microchip.com272167d2017-08-15 17:40:27 +0800[diff] [blame]64CONFIG_TIMER=y
65CONFIG_ATMEL_PIT_TIMER=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]66CONFIG_USB=y
Wenyou Yanga4952c12017-04-18 15:31:00 +0800[diff] [blame]67CONFIG_DM_USB=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]68CONFIG_USB_STORAGE=y