Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6c302cdfd3198774b17e34c7e9405fc3779dabb5 / . / drivers / Makefile
blob: 9440af1b09bc8e66cc2863eea3d83295b942b0a3 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1# SPDX-License-Identifier: GPL-2.0+
Tom Rini0cab3ec2015-11-10 01:06:16 +0000[diff] [blame]2
Simon Glass4cafa212024-09-29 19:49:54 -0600[diff] [blame]3obj-$(CONFIG_$(PHASE_)ADC) += adc/
4obj-$(CONFIG_$(PHASE_)BIOSEMU) += bios_emulator/
5obj-$(CONFIG_$(PHASE_)BLK) += block/
6obj-$(CONFIG_$(PHASE_)BOOTCOUNT_LIMIT) += bootcount/
7obj-$(CONFIG_$(PHASE_)BUTTON) += button/
8obj-$(CONFIG_$(PHASE_)CACHE) += cache/
9obj-$(CONFIG_$(PHASE_)CLK) += clk/
10obj-$(CONFIG_$(PHASE_)DM) += core/
11obj-$(CONFIG_$(PHASE_)DMA) += dma/
12obj-$(CONFIG_$(PHASE_)DMA_LEGACY) += dma/
13obj-$(CONFIG_$(PHASE_)DFU) += dfu/
14obj-$(CONFIG_$(PHASE_)EXTCON) += extcon/
15obj-$(CONFIG_$(PHASE_)GPIO) += gpio/
16obj-$(CONFIG_$(PHASE_)DRIVERS_MISC) += misc/
17obj-$(CONFIG_$(PHASE_)SYSRESET) += sysreset/
18obj-$(CONFIG_$(PHASE_)FIRMWARE) +=firmware/
19obj-$(CONFIG_$(PHASE_)I2C) += i2c/
20obj-$(CONFIG_$(PHASE_)INPUT) += input/
21obj-$(CONFIG_$(PHASE_)LED) += led/
22obj-$(CONFIG_$(PHASE_)MMC) += mmc/
Miquel Raynal68f73562019-10-25 19:39:31 +0200[diff] [blame]23obj-y += mtd/
Simon Glass4cafa212024-09-29 19:49:54 -0600[diff] [blame]24obj-$(CONFIG_$(PHASE_)ETH) += net/
25obj-$(CONFIG_$(PHASE_)PCH) += pch/
26obj-$(CONFIG_$(PHASE_)PCI) += pci/
27obj-$(CONFIG_$(PHASE_)PHY) += phy/
28obj-$(CONFIG_$(PHASE_)PINCTRL) += pinctrl/
29obj-$(CONFIG_$(PHASE_)POWER) += power/
30obj-$(CONFIG_$(PHASE_)RAM) += ram/
31obj-$(CONFIG_$(PHASE_)RTC) += rtc/
32obj-$(CONFIG_$(PHASE_)SERIAL) += serial/
33obj-$(CONFIG_$(PHASE_)SPI) += spi/
34obj-$(CONFIG_$(PHASE_)TIMER) += timer/
35obj-$(CONFIG_$(PHASE_)VIRTIO) += virtio/
Simon Glass86adc2e2024-09-29 19:49:53 -0600[diff] [blame]36obj-$(CONFIG_$(XPL_)DM_MAILBOX) += mailbox/
37obj-$(CONFIG_$(XPL_)REMOTEPROC) += remoteproc/
38obj-$(CONFIG_$(XPL_)SYSINFO) += sysinfo/
Simon Glass4cafa212024-09-29 19:49:54 -0600[diff] [blame]39obj-$(CONFIG_$(PHASE_)SM) += sm/
40obj-$(CONFIG_$(PHASE_)TPM) += tpm/
Simon Glass86adc2e2024-09-29 19:49:53 -0600[diff] [blame]41obj-$(CONFIG_$(XPL_)NVME) += nvme/
Oleksandr Andrushchenko2280d332020-08-06 12:42:48 +0300[diff] [blame]42obj-$(CONFIG_XEN) += xen/
Simon Glass86adc2e2024-09-29 19:49:53 -0600[diff] [blame]43obj-$(CONFIG_$(XPL_)FPGA) += fpga/
44obj-$(CONFIG_$(XPL_)VIDEO) += video/
Simon Glass1cf47282023-07-30 11:16:00 -0600[diff] [blame]45
Paul Barkerf36c2ff2022-11-14 12:42:37 +0000[diff] [blame]46obj-y += bus/
Masahiro Yamada95fc4ff2015-08-12 07:31:45 +0900[diff] [blame]47
Philipp Tomsichb7ac1c42017-07-04 11:29:55 +0200[diff] [blame]48ifndef CONFIG_TPL_BUILD
Simon Glass7eec8842022-04-30 00:56:52 -0600[diff] [blame]49ifndef CONFIG_VPL_BUILD
Simon Glass7ec24132024-09-29 19:49:48 -0600[diff] [blame]50ifdef CONFIG_XPL_BUILD
Masahiro Yamada39ba4b12015-08-12 07:31:44 +0900[diff] [blame]51
Simon Glass2f002162021-03-15 18:11:18 +1300[diff] [blame]52obj-$(CONFIG_SPL_CPU) += cpu/
Simon Glassa8437ce2021-07-10 21:14:25 -0600[diff] [blame]53obj-$(CONFIG_SPL_CRYPTO) += crypto/
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]54obj-$(CONFIG_SPL_MPC8XXX_INIT_DDR) += ddr/fsl/
Stefan Roeseeb083e52015-12-21 13:56:33 +0100[diff] [blame]55obj-$(CONFIG_ARMADA_38X) += ddr/marvell/a38x/
56obj-$(CONFIG_ARMADA_XP) += ddr/marvell/axp/
Simon Glass86adc2e2024-09-29 19:49:53 -0600[diff] [blame]57obj-$(CONFIG_$(XPL_)ALTERA_SDRAM) += ddr/altera/
Peng Fan692f9432018-11-20 10:19:57 +0000[diff] [blame]58obj-$(CONFIG_ARCH_IMX8M) += ddr/imx/imx8m/
Ye Li56499f62021-08-07 16:01:11 +0800[diff] [blame]59obj-$(CONFIG_IMX8ULP_DRAM) += ddr/imx/imx8ulp/
Ye Lib2cfc422022-07-26 16:41:07 +0800[diff] [blame]60obj-$(CONFIG_ARCH_IMX9) += ddr/imx/imx9/
Andre Przywaraffec9402022-12-31 18:38:21 +0000[diff] [blame]61obj-$(CONFIG_DRAM_SUN20I_D1) += ram/
Ley Foon Tan9caf7122018-06-14 18:45:19 +0800[diff] [blame]62obj-$(CONFIG_SPL_DM_RESET) += reset/
Simon Glass762b9972021-07-10 21:14:27 -0600[diff] [blame]63obj-$(CONFIG_SPL_MUSB_NEW) += usb/musb-new/
Jean-Jacques Hiblot6a228522019-01-10 15:44:13 +0100[diff] [blame]64obj-$(CONFIG_SPL_USB_GADGET) += usb/gadget/
65obj-$(CONFIG_SPL_USB_GADGET) += usb/common/
66obj-$(CONFIG_SPL_USB_GADGET) += usb/gadget/udc/
Simon Glass1ba1d4e2021-07-10 21:14:28 -0600[diff] [blame]67obj-$(CONFIG_SPL_WATCHDOG) += watchdog/
Simon Glass1f2440c2021-07-10 21:14:29 -0600[diff] [blame]68obj-$(CONFIG_SPL_USB_HOST) += usb/host/
Simon Glass081a45a2021-08-08 12:20:17 -0600[diff] [blame]69obj-$(CONFIG_SPL_SATA) += ata/ scsi/
Simon Glass3bf7d7a2022-08-11 19:34:48 -0600[diff] [blame]70obj-$(CONFIG_SPL_LEGACY_BLOCK) += block/
Faiz Abbasae1627c2017-11-14 16:12:31 +0530[diff] [blame]71obj-$(CONFIG_SPL_THERMAL) += thermal/
Philipp Tomsichb7ac1c42017-07-04 11:29:55 +0200[diff] [blame]72
73endif
Simon Glass98b685d2016-09-12 23:18:25 -0600[diff] [blame]74endif
Simon Glass7eec8842022-04-30 00:56:52 -0600[diff] [blame]75endif
Simon Glass98b685d2016-09-12 23:18:25 -0600[diff] [blame]76
77ifdef CONFIG_TPL_BUILD
78
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]79obj-$(CONFIG_TPL_MPC8XXX_INIT_DDR) += ddr/fsl/
Simon Glass98b685d2016-09-12 23:18:25 -0600[diff] [blame]80
81endif
Masahiro Yamada39ba4b12015-08-12 07:31:44 +0900[diff] [blame]82
Simon Glass7ec24132024-09-29 19:49:48 -0600[diff] [blame]83ifeq ($(CONFIG_XPL_BUILD)$(CONFIG_TPL_BUILD),)
Masahiro Yamada39ba4b12015-08-12 07:31:44 +0900[diff] [blame]84
Simon Glass2c844c42017-06-14 21:28:26 -0600[diff] [blame]85obj-y += ata/
Masahiro Yamada69682982014-09-18 15:43:41 +0900[diff] [blame]86obj-$(CONFIG_DM_DEMO) += demo/
Masahiro Yamada887082a2013-10-17 20:38:52 +0900[diff] [blame]87obj-y += block/
Dinh Nguyend94e18e2019-04-23 16:55:03 -0500[diff] [blame]88obj-y += cache/
Simon Glass131a6452015-04-28 20:25:09 -0600[diff] [blame]89obj-$(CONFIG_CPU) += cpu/
Masahiro Yamada887082a2013-10-17 20:38:52 +0900[diff] [blame]90obj-y += crypto/
Alex Kiernaned6a41442018-05-29 15:30:41 +0000[diff] [blame]91obj-$(CONFIG_FASTBOOT) += fastboot/
Sughosh Ganu1cadae22022-10-21 18:16:03 +0530[diff] [blame]92obj-$(CONFIG_FWU_MDATA) += fwu-mdata/
Masahiro Yamada887082a2013-10-17 20:38:52 +0900[diff] [blame]93obj-y += misc/
Masahiro Yamadaa29e8d32017-05-09 20:31:40 +0900[diff] [blame]94obj-$(CONFIG_MMC) += mmc/
Simon Glasse287b672023-02-22 09:33:49 -0700[diff] [blame]95obj-$(CONFIG_MULTIPLEXER) += mux/
Zhikang Zhang145b88f2017-08-03 02:30:57 -0700[diff] [blame]96obj-$(CONFIG_NVME) += nvme/
Ramon Fried663686d2019-04-27 11:15:21 +0300[diff] [blame]97obj-$(CONFIG_PCI_ENDPOINT) += pci_endpoint/
Simon Glass98d88f82019-02-16 20:24:49 -0700[diff] [blame]98obj-y += dfu/
99obj-$(CONFIG_PCH) += pch/
Nandor Hanca6d5ad2021-06-10 16:56:43 +0300[diff] [blame]100obj-$(CONFIG_DM_REBOOT_MODE) += reboot-mode/
Masahiro Yamada887082a2013-10-17 20:38:52 +0900[diff] [blame]101obj-y += rtc/
Simon Glass3def0062017-06-14 21:28:27 -0600[diff] [blame]102obj-y += scsi/
Masahiro Yamada887082a2013-10-17 20:38:52 +0900[diff] [blame]103obj-y += sound/
Mateusz Kulikowski946797f2016-03-31 23:12:27 +0200[diff] [blame]104obj-y += spmi/
Masahiro Yamada887082a2013-10-17 20:38:52 +0900[diff] [blame]105obj-y += watchdog/
Masahiro Yamada4fb1f692013-11-11 14:35:57 +0900[diff] [blame]106obj-$(CONFIG_QE) += qe/
Zhao Qiang5ad93952014-09-25 13:52:25 +0800[diff] [blame]107obj-$(CONFIG_U_QE) += qe/
Stephen Warrend0107832016-05-13 15:50:29 -0600[diff] [blame]108obj-y += mailbox/
Khoronzhuk, Ivan8062b052014-06-07 05:10:49 +0300[diff] [blame]109obj-y += memory/
Balamanikandan Gunasundar810f1412022-10-25 16:21:05 +0530[diff] [blame]110obj-y += mfd/
Miquel Raynal68f73562019-10-25 19:39:31 +0200[diff] [blame]111obj-y += mtd/
Heiko Schocher2b387762014-07-18 06:07:19 +0200[diff] [blame]112obj-y += pwm/
Stephen Warren185ad872016-06-17 09:43:58 -0600[diff] [blame]113obj-y += reset/
Masahiro Yamada69682982014-09-18 15:43:41 +0900[diff] [blame]114obj-y += input/
Mark Kettenise1311b62021-10-23 16:58:01 +0200[diff] [blame]115obj-y += iommu/
Khoronzhuk, Ivandbfecb22014-10-22 17:18:21 +0300[diff] [blame]116# SOC specific infrastructure drivers.
Ramon Friedcf1e49f2018-07-02 02:57:55 +0300[diff] [blame]117obj-y += smem/
Ye.Lid049afa2014-11-20 21:14:13 +0800[diff] [blame]118obj-y += thermal/
Jens Wiklander14290442018-09-25 16:40:09 +0200[diff] [blame]119obj-$(CONFIG_TEE) += tee/
Abdellatif El Khlifi2f403d12023-08-04 14:33:40 +0100[diff] [blame]120obj-$(CONFIG_ARM_FFA_TRANSPORT) += firmware/arm-ffa/
Mario Six573b1b92018-08-09 14:51:16 +0200[diff] [blame]121obj-y += axi/
Faiz Abbas5cc51072019-10-15 18:24:36 +0530[diff] [blame]122obj-y += ufs/
Maxime Ripardbdbdca32018-09-18 10:35:24 +0300[diff] [blame]123obj-$(CONFIG_W1) += w1/
Maxime Ripardf674fc02018-09-18 10:35:27 +0300[diff] [blame]124obj-$(CONFIG_W1_EEPROM) += w1-eeprom/
Masahiro Yamada39ba4b12015-08-12 07:31:44 +0900[diff] [blame]125
Purna Chandra Mandale80d11f2016-01-28 15:30:15 +0530[diff] [blame]126obj-$(CONFIG_MACH_PIC32) += ddr/microchip/
Andrew Sculld1d2c572022-05-30 10:00:08 +0000[diff] [blame]127obj-$(CONFIG_FUZZ) += fuzz/
Benjamin Gaignarda550b542018-11-27 13:49:50 +0100[diff] [blame]128obj-$(CONFIG_DM_HWSPINLOCK) += hwspinlock/
Simon Glass4cafa212024-09-29 19:49:54 -0600[diff] [blame]129obj-$(CONFIG_$(PHASE_)DM_RNG) += rng/
Masahiro Yamada39ba4b12015-08-12 07:31:44 +0900[diff] [blame]130endif
Vignesh Raghavendra03ad1962020-02-04 11:09:48 +0530[diff] [blame]131
132obj-y += soc/