blob: a38c2baeba6cfff23a83f72a9e568dd5a46a4de2 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001// SPDX-License-Identifier: GPL-2.0+
2/*
Tom Rini6bb92fc2024-05-20 09:54:58 -06003 * dts file for Xilinx ZynqMP ZCU1275
Tom Rini53633a82024-02-29 12:33:36 -05004 *
5 * (C) Copyright 2017 - 2021, Xilinx, Inc.
6 *
7 * Michal Simek <michal.simek@amd.com>
8 * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>
9 */
10
11/dts-v1/;
12
13#include "zynqmp.dtsi"
14#include "zynqmp-clk-ccf.dtsi"
15
16/ {
17 model = "ZynqMP ZCU1275 RevA";
18 compatible = "xlnx,zynqmp-zcu1275-revA", "xlnx,zynqmp-zcu1275", "xlnx,zynqmp";
19
20 aliases {
21 serial0 = &uart0;
22 serial1 = &dcc;
23 spi0 = &qspi;
24 };
25
26 chosen {
27 bootargs = "earlycon";
28 stdout-path = "serial0:115200n8";
29 };
30
31 memory@0 {
32 device_type = "memory";
33 reg = <0x0 0x0 0x0 0x80000000>;
34 };
35};
36
37&dcc {
38 status = "okay";
39};
40
41&gpio {
42 status = "okay";
43};
44
45&qspi {
46 status = "okay";
47 flash@0 {
48 compatible = "m25p80", "jedec,spi-nor";
49 reg = <0x0>;
50 spi-tx-bus-width = <4>;
51 spi-rx-bus-width = <4>;
52 spi-max-frequency = <108000000>;
53 };
54};
55
56&uart0 {
57 status = "okay";
58};