Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ce3c1dbcadcfcef54d2d0dbd1217bcf6bb223f08 / . / examples / standalone / Makefile
blob: 5e2f2bcaeb45628ef88100faa1d8b351243f3620 [file] [log] [blame]
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]1#
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]2# (C) Copyright 2000-2006
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]3# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4#
5# See file CREDITS for list of people who contributed to this
6# project.
7#
8# This program is free software; you can redistribute it and/or
9# modify it under the terms of the GNU General Public License as
10# published by the Free Software Foundation; either version 2 of
11# the License, or (at your option) any later version.
12#
13# This program is distributed in the hope that it will be useful,
14# but WITHOUT ANY WARRANTY; without even the implied warranty of
15# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16# GNU General Public License for more details.
17#
18# You should have received a copy of the GNU General Public License
19# along with this program; if not, write to the Free Software
20# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21# MA 02111-1307 USA
22#
23
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]24include $(TOPDIR)/config.mk
25
Mike Frysinger659c60d2009-09-04 19:54:45 -0400[diff] [blame]26ELF-$(ARCH) :=
27ELF-$(BOARD) :=
28ELF-$(CPU) :=
29ELF-y := hello_world
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]30
Mike Frysinger659c60d2009-09-04 19:54:45 -0400[diff] [blame]31ELF-$(CONFIG_SMC91111) += smc91111_eeprom
32ELF-$(CONFIG_SMC911X) += smc911x_eeprom
33ELF-$(CONFIG_SPI_FLASH_ATMEL) += atmel_df_pow2
34ELF-i386 += 82559_eeprom
35ELF-mpc5xxx += interrupt
36ELF-mpc8xx += test_burst timer
37ELF-mpc8260 += mem_to_mem_idma2intr
38ELF-ppc += sched
39ELF-oxc += eepro100_eeprom
Mike Frysinger0f4964a2009-07-23 16:37:03 -0400[diff] [blame]40
Mike Frysinger659c60d2009-09-04 19:54:45 -0400[diff] [blame]41ELF := $(ELF-y) $(ELF-$(ARCH)) $(ELF-$(BOARD)) $(ELF-$(CPU))
42SREC = $(addsuffix .srec,$(ELF))
43BIN = $(addsuffix .bin,$(ELF))
wdenke339a7a2005-05-07 19:06:32 +0000[diff] [blame]44
Mike Frysinger659c60d2009-09-04 19:54:45 -0400[diff] [blame]45COBJS := $(ELF:=.o)
wdenkabda5ca2003-05-31 18:35:21 +0000[diff] [blame]46
Mike Frysinger659c60d2009-09-04 19:54:45 -0400[diff] [blame]47LIB = $(obj)libstubs.a
wdenkbd1575f2003-10-14 19:43:55 +0000[diff] [blame]48
Mike Frysinger659c60d2009-09-04 19:54:45 -0400[diff] [blame]49LIBAOBJS-$(ARCH) :=
50LIBAOBJS-$(CPU) :=
51LIBAOBJS-ppc += $(ARCH)_longjmp.o $(ARCH)_setjmp.o
52LIBAOBJS-mpc8xx += test_burst_lib.o
53LIBAOBJS := $(LIBAOBJS-$(ARCH)) $(LIBAOBJS-$(CPU))
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]54
Mike Frysinger659c60d2009-09-04 19:54:45 -0400[diff] [blame]55LIBCOBJS = stubs.o
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]56
57LIBOBJS = $(addprefix $(obj),$(LIBAOBJS) $(LIBCOBJS))
58
Mike Frysinger659c60d2009-09-04 19:54:45 -0400[diff] [blame]59SRCS := $(COBJS:.o=.c) $(LIBCOBJS:.o=.c) $(LIBAOBJS:.o=.S)
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]60OBJS := $(addprefix $(obj),$(COBJS))
Wolfgang Denk29be6222006-10-24 13:55:18 +0200[diff] [blame]61ELF := $(addprefix $(obj),$(ELF))
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]62BIN := $(addprefix $(obj),$(BIN))
63SREC := $(addprefix $(obj),$(SREC))
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]64
wdenk710e3502003-08-29 20:57:53 +0000[diff] [blame]65gcclibdir := $(shell dirname `$(CC) -print-libgcc-file-name`)
66
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]67CPPFLAGS += -I..
68
Wolfgang Denk29be6222006-10-24 13:55:18 +0200[diff] [blame]69all: $(obj).depend $(OBJS) $(LIB) $(SREC) $(BIN) $(ELF)
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]70
71#########################################################################
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]72$(LIB): $(obj).depend $(LIBOBJS)
Wolfgang Denk6a65e422006-10-09 01:02:05 +0200[diff] [blame]73 $(AR) $(ARFLAGS) $@ $(LIBOBJS)
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]74
Wolfgang Denk29be6222006-10-24 13:55:18 +0200[diff] [blame]75$(ELF):
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]76$(obj)%: $(obj)%.o $(LIB)
Mike Frysinger5b660442009-09-03 23:12:47 -0400[diff] [blame]77 $(LD) -g -Ttext $(STANDALONE_LOAD_ADDR) \
Mike Frysingera13ad8e2008-02-04 19:26:55 -0500[diff] [blame]78 -o $@ -e $(SYM_PREFIX)$(notdir $(<:.o=)) $< $(LIB) \
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]79 -L$(gcclibdir) -lgcc
Wolfgang Denk29be6222006-10-24 13:55:18 +0200[diff] [blame]80
81$(SREC):
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]82$(obj)%.srec: $(obj)%
83 $(OBJCOPY) -O srec $< $@ 2>/dev/null
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]84
Wolfgang Denk29be6222006-10-24 13:55:18 +0200[diff] [blame]85$(BIN):
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]86$(obj)%.bin: $(obj)%
87 $(OBJCOPY) -O binary $< $@ 2>/dev/null
wdenkc8434db2003-03-26 06:55:25 +0000[diff] [blame]88
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]89#########################################################################
90
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]91# defines $(obj).depend target
92include $(SRCTREE)/rules.mk
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]93
Marian Balakowiczd62379d2006-09-01 19:49:50 +0200[diff] [blame]94sinclude $(obj).depend
wdenk717b5aa2002-04-27 11:09:31 +0000[diff] [blame]95
96#########################################################################