Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 608c11ecda19f5f7d39b84af1660984b74509c19 / . / configs / usb_a9263_dataflash_defconfig
blob: 133a1298f2b7e5c657a5ba4ffaed6d8a0b483264 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]3CONFIG_ARCH_CPU_INIT=y
Masahiro Yamadaaf908ee2015-02-20 17:04:01 +0900[diff] [blame]4CONFIG_ARCH_AT91=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]5CONFIG_SYS_TEXT_BASE=0x23f00000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]6CONFIG_SYS_MALLOC_LEN=0x26000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]7CONFIG_TARGET_USB_A9263=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=1
Markus Klotzbuecher7bd60e62019-05-15 15:15:54 +0200[diff] [blame]9CONFIG_ENV_SIZE=0x2000
10CONFIG_ENV_OFFSET=0x2000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]11CONFIG_ENV_SECT_SIZE=0x2000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]12CONFIG_DM_GPIO=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="usb_a9263"
Tom Rinice53ec82022-08-23 15:24:14 -0400[diff] [blame]14CONFIG_SYS_PROMPT="U-Boot> "
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]15CONFIG_SYS_LOAD_ADDR=0x22000000
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]16CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]17CONFIG_USE_BOOTARGS=y
18CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/mtdblock1 mtdparts=mtdparts=atmel_nand:16m(kernel)ro,120m(root1),-(root2) rw rootfstype=jffs2"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]19CONFIG_USE_BOOTCOMMAND=y
20CONFIG_BOOTCOMMAND="nboot 21000000 0"
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]21# CONFIG_DISPLAY_BOARDINFO is not set
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]22CONFIG_HUSH_PARSER=y
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]23CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]24CONFIG_SYS_PBSIZE=281
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]25# CONFIG_CMD_BDI is not set
26# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]27# CONFIG_CMD_LOADB is not set
28# CONFIG_CMD_LOADS is not set
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]29CONFIG_CMD_NAND=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]30# CONFIG_CMD_ITEST is not set
31# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]32CONFIG_CMD_DHCP=y
Tom Rini1c47c4a2022-02-25 11:19:50 -0500[diff] [blame]33CONFIG_BOOTP_BOOTFILESIZE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]34CONFIG_CMD_PING=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]35CONFIG_MTDPARTS_DEFAULT="mtdparts=atmel_nand:16m(kernel)ro,120m(root1),-(root2)"
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]36CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]37CONFIG_ENV_IS_IN_SPI_FLASH=y
Patrick Delaunayf8e932e2019-02-27 15:20:38 +0100[diff] [blame]38CONFIG_ENV_SPI_MAX_HZ=15000000
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]39CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini26011a32022-03-11 09:12:02 -0500[diff] [blame]40CONFIG_NET_RETRY_COUNT=20
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]41CONFIG_DM=y
42CONFIG_CLK=y
43CONFIG_CLK_AT91=y
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]44CONFIG_AT91_GPIO=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]45# CONFIG_MMC is not set
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]46CONFIG_MTD=y
Miquel Raynald0935362019-10-03 19:50:03 +0200[diff] [blame]47CONFIG_MTD_RAW_NAND=y
Stefan Roese23b37f92019-08-22 12:28:04 +0200[diff] [blame]48# CONFIG_SYS_NAND_USE_FLASH_BBT is not set
Adam Ford9c519182018-07-08 08:11:07 -0500[diff] [blame]49CONFIG_NAND_ATMEL=y
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]50CONFIG_DM_SPI_FLASH=y
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]51CONFIG_SPI_FLASH_ATMEL=y
52CONFIG_SPI_FLASH_DATAFLASH=y
Tom Rini650378b2021-11-07 22:59:48 -0500[diff] [blame]53CONFIG_MACB=y
Tom Rinie09aab12022-03-18 08:38:22 -0400[diff] [blame]54CONFIG_RMII=y
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]55CONFIG_PINCTRL=y
56CONFIG_PINCTRL_AT91=y
57CONFIG_DM_SERIAL=y
58CONFIG_ATMEL_USART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]59CONFIG_SPI=y
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]60CONFIG_DM_SPI=y