Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5b8577db0604e3b9e2ce61e86e6a1a2590cac537 / . / configs / mk808_defconfig
blob: 12a37054b4da2d8521c5d8a803b4839850993ee4 [file] [log] [blame]
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT_ONLY=y
3CONFIG_SPL_SKIP_LOWLEVEL_INIT_ONLY=y
4CONFIG_TPL_SKIP_LOWLEVEL_INIT_ONLY=y
5# CONFIG_SPL_SYS_THUMB_BUILD is not set
6# CONFIG_TPL_SYS_THUMB_BUILD is not set
7# CONFIG_SPL_USE_ARCH_MEMCPY is not set
8# CONFIG_SPL_USE_ARCH_MEMSET is not set
9CONFIG_ARCH_ROCKCHIP=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]10CONFIG_TEXT_BASE=0x60408000
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]11CONFIG_SYS_MALLOC_F_LEN=0x2000
12CONFIG_NR_DRAM_BANKS=1
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]13CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
14CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x78000000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]15CONFIG_SF_DEFAULT_SPEED=20000000
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]16CONFIG_ENV_SIZE=0x8000
17CONFIG_DEFAULT_DEVICE_TREE="rk3066a-mk808"
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]18CONFIG_DM_RESET=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]19CONFIG_ROCKCHIP_RK3066=y
20# CONFIG_ROCKCHIP_STIMER is not set
Johan Jonker7e0673d2023-03-19 16:06:11 +0100[diff] [blame]21CONFIG_TPL_TEXT_BASE=0x10080c00
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]22CONFIG_TPL_STACK=0x1008FFFF
23CONFIG_TARGET_MK808=y
24CONFIG_SPL_STACK_R_ADDR=0x70000000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]25CONFIG_SPL_STACK=0x1008ffff
Tom Rini27280b62024-11-12 13:45:12 -0600[diff] [blame]26CONFIG_SPL_TEXT_BASE=0x60000000
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame]27CONFIG_SPL_STACK_R=y
28CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x200000
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]29CONFIG_SYS_LOAD_ADDR=0x70800800
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]30CONFIG_DEBUG_UART_BASE=0x20064000
31CONFIG_DEBUG_UART_CLOCK=24000000
32CONFIG_SPL_FS_FAT=y
Tom Rinie0a54502022-07-25 17:19:18 -0400[diff] [blame]33CONFIG_TPL_MAX_SIZE=0x7ffc
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]34CONFIG_SPL_PAYLOAD="u-boot.bin"
35CONFIG_DEBUG_UART=y
36CONFIG_SD_BOOT=y
37CONFIG_USE_PREBOOT=y
38CONFIG_DEFAULT_FDT_FILE="rk3066a-mk808.dtb"
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]39CONFIG_SYS_CBSIZE=256
40CONFIG_SYS_PBSIZE=276
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]41# CONFIG_DISPLAY_CPUINFO is not set
42CONFIG_DISPLAY_BOARDINFO_LATE=y
43CONFIG_BOARD_LATE_INIT=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]44CONFIG_SPL_MAX_SIZE=0x32000
45CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]46CONFIG_SPL_NO_BSS_LIMIT=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]47# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]48CONFIG_SPL_SEPARATE_BSS=y
49CONFIG_SPL_FS_EXT4=y
50CONFIG_SYS_MMCSD_FS_BOOT_PARTITION=2
51CONFIG_TPL_NEEDS_SEPARATE_STACK=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]52# CONFIG_BOOTM_PLAN9 is not set
53# CONFIG_BOOTM_RTEMS is not set
54# CONFIG_BOOTM_VXWORKS is not set
55CONFIG_CMD_GPT=y
56CONFIG_CMD_MMC=y
Johan Jonker56257632023-03-19 16:06:23 +0100[diff] [blame]57CONFIG_CMD_USB=y
58CONFIG_CMD_ROCKUSB=y
59CONFIG_CMD_USB_MASS_STORAGE=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]60# CONFIG_CMD_SETEXPR is not set
61CONFIG_CMD_CACHE=y
62CONFIG_CMD_TIME=y
63CONFIG_CMD_REGULATOR=y
64CONFIG_SPL_OF_CONTROL=y
65CONFIG_TPL_OF_CONTROL=y
66CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
67CONFIG_OF_DTB_PROPS_REMOVE=y
68CONFIG_SPL_OF_PLATDATA=y
69CONFIG_TPL_OF_PLATDATA=y
70CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Jerome Forissiere0f95512024-10-16 12:03:59 +0200[diff] [blame]71CONFIG_NO_NET=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]72CONFIG_TPL_DM=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]73CONFIG_REGMAP=y
74CONFIG_SPL_REGMAP=y
75CONFIG_TPL_REGMAP=y
76CONFIG_SYSCON=y
77CONFIG_SPL_SYSCON=y
78CONFIG_TPL_SYSCON=y
79# CONFIG_SIMPLE_BUS is not set
80# CONFIG_SPL_SIMPLE_BUS is not set
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]81CONFIG_CLK=y
82CONFIG_SPL_CLK=y
83CONFIG_TPL_CLK=y
Johan Jonker56257632023-03-19 16:06:23 +0100[diff] [blame]84CONFIG_FASTBOOT_BUF_ADDR=0x80000000
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]85CONFIG_ROCKCHIP_GPIO=y
86# CONFIG_SPL_DM_I2C is not set
87CONFIG_LED=y
88CONFIG_LED_GPIO=y
89CONFIG_MMC_IO_VOLTAGE=y
90CONFIG_SPL_MMC_IO_VOLTAGE=y
91CONFIG_MMC_UHS_SUPPORT=y
92CONFIG_SPL_MMC_UHS_SUPPORT=y
93CONFIG_MMC_DW=y
94CONFIG_MMC_DW_ROCKCHIP=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]95CONFIG_PINCTRL=y
96CONFIG_DM_PMIC=y
97# CONFIG_SPL_PMIC_CHILDREN is not set
98CONFIG_DM_REGULATOR_FIXED=y
99CONFIG_DM_REGULATOR_GPIO=y
100CONFIG_RAM=y
101CONFIG_SPL_RAM=y
102CONFIG_TPL_RAM=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]103# CONFIG_REQUIRE_SERIAL_CONSOLE is not set
104CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]105CONFIG_SYS_NS16550_MEM32=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]106CONFIG_ROCKCHIP_SERIAL=y
107CONFIG_SYSRESET=y
108CONFIG_TIMER=y
109CONFIG_SPL_TIMER=y
110CONFIG_TPL_TIMER=y
111CONFIG_DESIGNWARE_APB_TIMER=y
Johan Jonker56257632023-03-19 16:06:23 +0100[diff] [blame]112CONFIG_USB=y
113CONFIG_USB_DWC2=y
114CONFIG_ROCKCHIP_USB2_PHY=y
115CONFIG_USB_GADGET=y
116CONFIG_USB_GADGET_DWC2_OTG=y
117CONFIG_USB_FUNCTION_ROCKUSB=y
Johan Jonker11b16f92022-04-16 17:09:49 +0200[diff] [blame]118CONFIG_SPL_TINY_MEMSET=y
119CONFIG_ERRNO_STR=y
120# CONFIG_TPL_OF_LIBFDT is not set