blob: 867dadaedd031a93838f91f759b01fb93814eb0b [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0 */
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +03002/*
3 * include/configs/porter.h
4 * This file is Porter board configuration.
5 *
6 * Copyright (C) 2015 Renesas Electronics Corporation
7 * Copyright (C) 2015 Cogent Embedded, Inc.
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +03008 */
9
10#ifndef __PORTER_H
11#define __PORTER_H
12
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030013#include "rcar-gen2-common.h"
14
Marek Vasut10469062018-02-16 01:33:27 +010015#define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
16#define STACK_AREA_SIZE 0x00100000
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030017#define LOW_LEVEL_MERAM_STACK \
18 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
19
20/* MEMORY */
21#define RCAR_GEN2_SDRAM_BASE 0x40000000
22#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
23#define RCAR_GEN2_UBOOT_SDRAM_SIZE (1024u * 1024 * 1024)
24
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030025/* FLASH */
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030026#define CONFIG_SPI_FLASH_QUAD
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030027
28/* SH Ether */
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030029#define CONFIG_SH_ETHER_USE_PORT 0
30#define CONFIG_SH_ETHER_PHY_ADDR 0x1
31#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
32#define CONFIG_SH_ETHER_CACHE_WRITEBACK
33#define CONFIG_SH_ETHER_CACHE_INVALIDATE
34#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030035#define CONFIG_BITBANGMII_MULTI
36
37/* Board Clock */
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030038
Marek Vasute7206be2018-02-17 01:21:15 +010039#define CONFIG_EXTRA_ENV_SETTINGS \
Marek Vasut4f34a4b2018-11-27 00:19:03 +010040 "bootm_size=0x10000000\0"
Marek Vasute7206be2018-02-17 01:21:15 +010041
Marek Vasut10469062018-02-16 01:33:27 +010042/* SPL support */
Marek Vasut10469062018-02-16 01:33:27 +010043#define CONFIG_SPL_STACK 0xe6340000
Marek Vasut9da67e32018-04-13 23:13:00 +020044#define CONFIG_SPL_MAX_SIZE 0x4000
Marek Vasut9da67e32018-04-13 23:13:00 +020045#ifdef CONFIG_SPL_BUILD
Marek Vasutc80de6c2018-04-03 12:52:48 +020046#define CONFIG_CONS_SCIF0
47#define CONFIG_SH_SCIF_CLK_FREQ 65000000
48#endif
49
Vladimir Barinov2f8c00e2015-02-14 01:06:13 +030050#endif /* __PORTER_H */