Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 50d9286a99e36d7de8a12d82f26a4b0c94214092 / . / configs / p212_defconfig
blob: da66c50ea0bf5df3ffe4d40c070ee4b2af7c6fde [file] [log] [blame]
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_MESON=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x01000000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]4CONFIG_NR_DRAM_BANKS=1
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x2000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]6CONFIG_DM_GPIO=y
7CONFIG_MESON_GXL=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]8CONFIG_DEBUG_UART_BASE=0xc81004c0
9CONFIG_DEBUG_UART_CLOCK=24000000
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]10CONFIG_IDENT_STRING=" p212"
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="meson-gxl-s905x-p212"
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]12CONFIG_DEBUG_UART=y
Tom Rinib9baf7f2017-12-18 20:19:09 -0500[diff] [blame]13CONFIG_OF_BOARD_SETUP=y
Tom Rini7fc96ef2019-02-07 14:53:03 -0500[diff] [blame]14CONFIG_CONSOLE_MUX=y
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]15# CONFIG_DISPLAY_CPUINFO is not set
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]16CONFIG_MISC_INIT_R=y
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]17# CONFIG_CMD_BDI is not set
18# CONFIG_CMD_IMI is not set
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]19CONFIG_CMD_GPIO=y
Tom Rinib9baf7f2017-12-18 20:19:09 -0500[diff] [blame]20# CONFIG_CMD_LOADS is not set
21CONFIG_CMD_MMC=y
Neil Armstrong7302d5e2018-06-14 13:43:41 +0200[diff] [blame]22CONFIG_CMD_USB=y
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]23# CONFIG_CMD_SETEXPR is not set
Neil Armstrong7302d5e2018-06-14 13:43:41 +0200[diff] [blame]24CONFIG_CMD_REGULATOR=y
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]25CONFIG_OF_CONTROL=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]26CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinib9baf7f2017-12-18 20:19:09 -0500[diff] [blame]27CONFIG_NET_RANDOM_ETHADDR=y
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]28CONFIG_DM_MMC=y
29CONFIG_MMC_MESON_GX=y
Joe Hershberger46b7bd12018-03-30 11:52:16 -0500[diff] [blame]30CONFIG_PHY_ADDR_ENABLE=y
Stefan Mavrodieve3ee5f52018-02-02 15:53:38 +0200[diff] [blame]31CONFIG_PHY_ADDR=8
Tom Rinib9baf7f2017-12-18 20:19:09 -0500[diff] [blame]32CONFIG_PHY_MESON_GXL=y
Neil Armstrong24e2ca72017-10-18 10:02:12 +0200[diff] [blame]33CONFIG_DM_ETH=y
34CONFIG_ETH_DESIGNWARE=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]35CONFIG_MESON_GXL_USB_PHY=y
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]36CONFIG_PINCTRL=y
37CONFIG_PINCTRL_MESON_GXL=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]38CONFIG_DM_REGULATOR=y
39CONFIG_DM_REGULATOR_FIXED=y
40CONFIG_DM_RESET=y
Neil Armstrong4c2ea412017-10-12 15:50:32 +0200[diff] [blame]41CONFIG_DEBUG_UART_ANNOUNCE=y
42CONFIG_DEBUG_UART_SKIP_INIT=y
43CONFIG_MESON_SERIAL=y
Neil Armstrong7302d5e2018-06-14 13:43:41 +0200[diff] [blame]44CONFIG_USB=y
45CONFIG_DM_USB=y
46CONFIG_USB_XHCI_HCD=y
47CONFIG_USB_XHCI_DWC3=y
Neil Armstrong7302d5e2018-06-14 13:43:41 +0200[diff] [blame]48CONFIG_USB_DWC3=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]49CONFIG_USB_DWC3_MESON_GXL=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]50CONFIG_OF_LIBFDT_OVERLAY=y